共 50 条
- [41] Signal-Power Interconnect Co-Design Based on Various Technology Options 2023 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, IITC AND IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE, MAM, IITC/MAM, 2023,
- [42] Signal and power integrity co-simulation for multi-layered system on package modules 2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 65 - +
- [43] Impact of Quad Flat No Lead package (QFN) on Automated X-ray Inspection (AXI) 2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 383 - 392
- [44] Wire sweep issue in a newly developed quad flat no-lead (QFN) semiconductor package NEW ASPECTS OF MICROELECTRONICS, NANOELECTRONICS, OPTOELECTRONICS, 2008, : 40 - 44
- [45] Simulation and Analysis of Quad Flat No-lead Package (QFN) under Moisture, and Thermal Stress PROCEEDINGS OF THE NINETEENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2020), 2020, : 1165 - 1169
- [47] Compact physical models for power supply noise and chip/package co-design of Gigascale Integration 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1659 - +
- [48] Futuire challenges of power bus modeling and decoupling capacitor for package-chip co-design WMSCI 2006: 10TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL III, PROCEEDINGS, 2006, : 162 - 166
- [49] Chip-Package-PCB Co-Simulation for Power Integrity Design at the Early Design Stage 2015 IEEE 4TH ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP), 2015, : 451 - 452
- [50] Chip-package co-design of a 4.7 GHz VCO ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 145 - 148