Power and signal integrity co-design for quad flat non-lead package

被引:1
|
作者
Guan, S. -W. [1 ]
Kuo, C. -W. [1 ]
Wang, C. -C. [2 ]
Kitazawa, T. [3 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 80424, Taiwan
[2] Adv Semicond Engn Inc, Elect Lab, Corp Design Div, Corp R&D, Kaohsiung, Taiwan
[3] Ritsumeikan Univ, Dept Elect & Elect Engn, Noji, Kusatsu 52577, Japan
关键词
D O I
10.1049/el.2012.0494
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The co-design of power and signal integrity issues on a quad flat non-lead (QFN) package is described. A novel decoupling capacitor is achieved by separating the die pad and footprint, coating a solder mask on the footprint and connecting the footprint to the printed circuit board power plane through a via. Large capacitance between power (footprint) and ground (die pad) resulted from the thin mask and large die pad lowering the input impedance of the power delivery network without parasitic effects at low frequency. A power bridge and a ground bridge are introduced to substitute the wire bond to decrease the inductance and hence the impedance magnitude up to 30%, thus enhancing the power integrity at high frequency. A modified design called hybrid power/ground exhibits great signal integrity by providing good reference for signals. The thermal dissipation is also better than the first design through direct contact of the die pad and the footprint ground regions. The overall design demonstrates excellent broadband performance for signal and power integrity.
引用
收藏
页码:942 / 943
页数:2
相关论文
共 50 条
  • [31] Package-silicon co-design - Experiment with an SOC design
    Suresh, PR
    Sundararajan, PK
    Goel, A
    Udayakumar, H
    Srinivasan, C
    Sinari, V
    Ravinutala, R
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 531 - 536
  • [32] DREAM: A chip-package co-design tool for RF-Mixed Signal Systems
    Nayak, G
    Das, T
    Rao, TM
    Mukund, PR
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 207 - 210
  • [33] Chip-Package Co-Design for Suppressing Parallel Resonance and Power Supply Noise
    Mido, Tatsuya
    Kobayashi, Ryota
    Kubo, Genki
    Otsuka, Hiroki
    Kobayashi, Yoshinori
    Fujii, Hideyuki
    Sudo, Toshio
    2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 347 - 350
  • [34] Design of non-lead rifle bullets to allow instant identification
    Thomas, Vernon G.
    EUROPEAN JOURNAL OF WILDLIFE RESEARCH, 2016, 62 (06) : 771 - 774
  • [35] IC-Package Co-design by Computational Thermographics
    2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 170 - 171
  • [36] Co-Design of Interchiplet, Package, and System Interconnect Protocols
    Carusone, Tony Chan
    Dunwell, Dustin
    Gupta, Sundeep
    Giuliano, Letizia
    Auge, Adrien
    Klempa, Michael
    Fung, Sue Hung
    IEEE MICRO, 2025, 45 (01) : 35 - 40
  • [37] Chip and package co-design technique for clock networks
    Zhu, Q
    Dai, WWM
    1996 IEEE MULTI-CHIP MODULE CONFERENCE, PROCEEDINGS, 1996, : 160 - 163
  • [38] New CAD strategies for IC/package co-design
    Nguyen, L
    Maher, MA
    1999 INTERNATIONAL CONFERENCE ON HIGH DENSITY PACKAGING AND MCMS, PROCEEDINGS, 1999, 3830 : 137 - 141
  • [39] A Chip-Package-Board Co-design Methodology
    Lee, Hsu-Chieh
    Chang, Yao-Wen
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1082 - 1087
  • [40] Multi-Package Co-Design for Chiplet Integration
    Zhuang, Zhen
    Yu, Bei
    Chao, Kai-Yuan
    Ho, Tsung-Yi
    2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,