共 50 条
- [31] An ASIC design for decimation filter with canonic signed-digit representation 2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS 2008), 2008, : 315 - 318
- [33] Multiplier-less realization of a poly-phase filter using LUT-based FPGAs FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 192 - 201
- [39] Design of a fixed-point multiplier based on redundant signed digit Yao, R.-H. (phrhyao@scut.edu.cn), 1600, South China University of Technology (42):
- [40] Design of quadrature mirror-filter banks with canonical signed digit coefficients using genetic algorithm 2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 682 - 686