Differential Evolution Based Design of Multiplier-less FIR Filter using Canonical Signed Digit Representation

被引:0
|
作者
Chandra, Abhijit [1 ]
Chattopadhyay, Sudipta [2 ]
机构
[1] Bengal Engn & Sci Univ, Dept Elect & Telecommun Engn, Sibpur 711103, Howrah, India
[2] Jadavpur Univ, Dept Elect & Telecommun Engn, Kolkata 700032, India
关键词
Canonical Signed Digit (CSD); Differential Evolution (DE); Field Programmable Gate Array (FPGA) chip; Finite Impulse Response (FIR) filter; multiplier-less filters;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Design of hardware efficient Finite duration Impulse Response (FIR) filter has drawn considerable attention amongst the researchers of late because of a number of striking features. Useful application of various intelligent optimization techniques has added special flavour to it. In this communication, we have incorporated a canonical signed digit (CSD) representation for the coefficients of multiplier-less low-pass FIR filter which have been optimized by means of a robust evolutionary computation mechanism, namely Differential Evolution (DE). As a matter of fact, each of the tap coefficients has been formulated as sums and/ or differences of powers of two. Design examples have proved the hardware efficiency of this CSD-based architecture as compared to conventional binary representation. Robustness of our approach has been substantiated by comparing its performance with a variety of state-of-the-art multiplier-less FIR filters from literature.
引用
收藏
页码:425 / 428
页数:4
相关论文
共 50 条
  • [31] An ASIC design for decimation filter with canonic signed-digit representation
    Sung, Guo-Ming
    Hsieh, Hsiang-Yuan
    2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS 2008), 2008, : 315 - 318
  • [32] Design of multiplier-less continuously variable bandwidth sharp fir filters using modified harmony search algorithm
    George, James T.
    Elias, Elizabeth
    International Journal of Information Technology and Management, 2015, 14 (01) : 5 - 25
  • [33] Multiplier-less realization of a poly-phase filter using LUT-based FPGAs
    Turner, RH
    Woods, R
    Courtney, T
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 192 - 201
  • [34] Design of non-uniform filter bank transmultiplexer with canonical signed digit filter coefficients
    Manoj, V. J.
    Elizabeth, E.
    IET SIGNAL PROCESSING, 2009, 3 (03) : 211 - 220
  • [35] A Novel Multiplier-Less LMS Adaptive Filter Design Based on Offset Binary Coded Distributed Arithmetic
    Ahmad, Shawez
    Khawaja, Sajid Gul
    Amjad, Naeem
    Usman, Muhammad
    IEEE ACCESS, 2021, 9 : 78138 - 78152
  • [36] FIR Filter Design Using The Signed-Digit Number System and Carry Save Adders - A Comparison
    Altwaijry, Hesham
    Seddiq, Yasser Mohammad
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2013, 4 (12) : 48 - 54
  • [37] Artificial bee colony algorithm for the design of multiplier-less nonuniform filter bank transmultiplexer
    Manoj, V. J.
    Elias, Elizabeth
    INFORMATION SCIENCES, 2012, 192 : 193 - 203
  • [38] FAST MULTIPLIER DESIGN USING REDUNDANT SIGNED-DIGIT NUMBERS
    RAJASHEKHARA, TN
    KAL, O
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 69 (03) : 359 - 368
  • [39] Design of a fixed-point multiplier based on redundant signed digit
    Yao, R.-H. (phrhyao@scut.edu.cn), 1600, South China University of Technology (42):
  • [40] Design of quadrature mirror-filter banks with canonical signed digit coefficients using genetic algorithm
    Uppalapati, H
    Rastgar, H
    Ahmadi, M
    Sid-Ahmed, MA
    2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 682 - 686