Differential Evolution Based Design of Multiplier-less FIR Filter using Canonical Signed Digit Representation

被引:0
|
作者
Chandra, Abhijit [1 ]
Chattopadhyay, Sudipta [2 ]
机构
[1] Bengal Engn & Sci Univ, Dept Elect & Telecommun Engn, Sibpur 711103, Howrah, India
[2] Jadavpur Univ, Dept Elect & Telecommun Engn, Kolkata 700032, India
关键词
Canonical Signed Digit (CSD); Differential Evolution (DE); Field Programmable Gate Array (FPGA) chip; Finite Impulse Response (FIR) filter; multiplier-less filters;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Design of hardware efficient Finite duration Impulse Response (FIR) filter has drawn considerable attention amongst the researchers of late because of a number of striking features. Useful application of various intelligent optimization techniques has added special flavour to it. In this communication, we have incorporated a canonical signed digit (CSD) representation for the coefficients of multiplier-less low-pass FIR filter which have been optimized by means of a robust evolutionary computation mechanism, namely Differential Evolution (DE). As a matter of fact, each of the tap coefficients has been formulated as sums and/ or differences of powers of two. Design examples have proved the hardware efficiency of this CSD-based architecture as compared to conventional binary representation. Robustness of our approach has been substantiated by comparing its performance with a variety of state-of-the-art multiplier-less FIR filters from literature.
引用
收藏
页码:425 / 428
页数:4
相关论文
共 50 条
  • [21] Quadrature Mirror Filter Bank with Canonical Signed Digit Representation using Linear Optimization Algorithm
    Misra, Debajyoti
    Dhabal, Supriya
    Venkateswaran, Palaniandavar
    2015 THIRD INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION, CONTROL AND INFORMATION TECHNOLOGY (C3IT), 2015,
  • [22] Design of Multiplier-less FIR filters with Simultaneously Variable Bandwidth and Fractional Delay
    Illa, Aravind
    Haridas, Nisha
    Elias, Elizabeth
    ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2016, 19 (03): : 1160 - 1165
  • [23] High speed digital filter design using minimal signed digit representation
    Abed, KH
    Venugopal, V
    Nerurkar, SB
    PROCEEDINGS OF THE IEEE SOUTHEASTCON 2004: EXCELLENCE IN ENGINEERING, SCIENCE, AND TECHNOLOGY, 2005, : 105 - 110
  • [24] Adjustable window based design of multiplier-less cosine modulated filter bank using swarm optimization algorithms
    Sharma, I.
    Kumar, A.
    Singh, G. K.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2016, 70 (01) : 85 - 94
  • [25] Design and implementation of multiplier-less tunable 2-D FIR filters using McClellan transformation
    Yeung, KS
    Chan, SC
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 761 - 764
  • [26] Self-timed multiplier based on canonical signed-digit recoding
    Ruiz, GA
    Manzano, MA
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2001, 148 (05): : 235 - 241
  • [27] DESIGN OF LINEAR-PHASE FILTER BANKS WITH MULTIPLIER-LESS LATTICE STRUCTURES
    Chen, Li
    Wang, Xiyan
    Peng, Ronghua
    Yang, Fu
    INTERNATIONAL JOURNAL ON SMART SENSING AND INTELLIGENT SYSTEMS, 2013, 6 (05): : 2234 - 2253
  • [29] Design of complementary filter pairs with canonical signed-digit coefficients using genetic algorithm
    Li, L
    Ahmadi, M
    Sid-Ahmed, MA
    ICECS 2004: 11TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, 2004, : 611 - 614
  • [30] Fault tolerant design of signed digit based FIR filters
    Cardarilli, G. C.
    Pontarelli, S.
    Re, M.
    Salsano, A.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2809 - +