A 10-Bit 50-MS/s 11.9μW SAR ADC with CM Biased Capacitor Switching Method

被引：0

作者：

Naidu, Pragada V. Satya Challayya ^{[1
]}

Chaudhary, Priyanka ^{[1
]}

Anudeep, Manchikatla ^{[1
]}

Kumar, Ashish ^{[1
]}

机构：

[1] Amity Univ, Dept Elect & Commun Engn, Noida, Uttar Pradesh, India

来源：

2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 1 | 2016年

关键词：

SAR; ADC; DAC; SNDR; INL; DNL; FOM etc;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

SAR ADC architecture is mainly based on the CMOS technology and Op-amp free. In this paper, designed a SAR ADC with 10 Bit 50MS/s using CM biased Switching Method in 180nm CMOS technology. The ADC is analyzed using Nodal Analysis method and calculated different dynamic parameters like ENOB, SNDR, INL, DNL, FOM etc. These are simulated using HSPICE, Spice Explorer, CSCOPE and MATLAB software's. Simulation results says that the ADC consumes 11.89 mu W at sampling frequency rate of 50MS/s. The Effective number of Bits (ENOB) is 9.65, Signal to noise and distortion(SINAD) is 59.89 dB and Figure of Merit of ADC is 8.9 fJ/conversion per 1.8 V.

引用

页码：540 / 545

页数：6

共 50 条

[21] Noise and Non-Linearity Analysis of a Charge-Injection-Cell-Based 10-bit 50-MS/s SAR-ADC
Runge, Marcel
Schmock, Dario
Gerfers, Friedel
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1025 - 1028
[22] A 10-bit 50-MS/s reference-free low power SAR ADC in 0.18-μm SOI CMOS technology
乔宁
张国全
杨波
刘忠立
于芳
半导体学报, 2012, 33 (09) : 115 - 123
[23] A 10 bit 50 MS/s SAR ADC with partial split capacitor switching scheme in 0.18 μm CMOS
李冬
孟桥
黎飞
Journal of Semiconductors, 2016, 37 (01) : 110 - 116
[24] A 10 bit 50 MS/s SAR ADC with partial split capacitor switching scheme in 0.18 μm CMOS
李冬
孟桥
黎飞
Journal of Semiconductors, 2016, (01) : 110 - 116
[25] A 10-bit 10 MS/s SAR ADC with the Reduced Capacitance DAC
Kuo, Hsuan-Lun
Lu, Chih-Wen
Lin, Shuw-Guann
Chang, Da-Chiang
2016 5TH INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2016,
[26] A 10-bit ENOB 50-MS/s pipeline ADC in 130-nm CMOS at 1.2 V supply
Treichler, Juerg
Huang, Qiuting
Burger, Thomas
ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 552 - +
[27] An embedded 170-mW 10-bit 50-MS/s CMOS ADC in 1-mm2
Bult, K
Buchwald, A
ANALOG CIRCUIT DESIGN: RF ANALOG-TO-DIGITAL CONVERTERS; SENSOR AND ACTUATOR INTERFACES; LOW-NOISE OSCILLATORS, PLLS AND SYNTHESIZERS, 1997, : 49 - 63
[28] A 1.33 μW 10-bit 200KS/s SAR ADC with a tri-level based capacitor switching procedure
Zhu, Zhangming
Xiao, Yu
Wang, Weitie
Guan, Yuheng
Liu, Lianxi
Yang, Yintang
MICROELECTRONICS JOURNAL, 2013, 44 (12) : 1132 - 1137
[29] A 10-bit 10-MS/s Asynchronous SAR ADC with Input Offset Calibration using Capacitor DAC
Son, Jisu
Jang, Young-Chan
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20 (06) : 518 - 525
[30] A 10-bit 50-MS/s reference-free low power SAR ADC in 0.18-mu m SOI CMOS technology
Ning, Qiao
Zhang Guoquan
Bo, Yang
Liu Zhongli
Fang, Yu
JOURNAL OF SEMICONDUCTORS, 2012, 33 (09)

← 1 2 3 4 5 →