A 10-Bit 50-MS/s 11.9μW SAR ADC with CM Biased Capacitor Switching Method

被引：0
|
作者：
Naidu, Pragada V. Satya Challayya [1 ]
Chaudhary, Priyanka [1 ]
Anudeep, Manchikatla [1 ]
Kumar, Ashish [1 ]
机构：
[1] Amity Univ, Dept Elect & Commun Engn, Noida, Uttar Pradesh, India
来源：
2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 1 | 2016年
关键词：
SAR; ADC; DAC; SNDR; INL; DNL; FOM etc;
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
SAR ADC architecture is mainly based on the CMOS technology and Op-amp free. In this paper, designed a SAR ADC with 10 Bit 50MS/s using CM biased Switching Method in 180nm CMOS technology. The ADC is analyzed using Nodal Analysis method and calculated different dynamic parameters like ENOB, SNDR, INL, DNL, FOM etc. These are simulated using HSPICE, Spice Explorer, CSCOPE and MATLAB software's. Simulation results says that the ADC consumes 11.89 mu W at sampling frequency rate of 50MS/s. The Effective number of Bits (ENOB) is 9.65, Signal to noise and distortion(SINAD) is 59.89 dB and Figure of Merit of ADC is 8.9 fJ/conversion per 1.8 V.
引用
收藏
页码：540 / 545
页数：6
相关论文
共 50 条
  • [41] A design of 10-bit, 10 MS/s Pipelined ADC with Time-interleaved SAR
    Jang, ByeongGi
    Hayder, Abbas Syed
    Do, SungHan
    Cho, SungHun
    Lee, DongSoo
    Pu, YoungGun
    Hwang, Keum Cheol
    Yang, Youngoo
    Lee, Kang-Yoon
    MICROELECTRONICS JOURNAL, 2017, 62 : 79 - 84
  • [42] 10-BIT 20MS/S DIFFERENTIAL SAR ADC FOR IMAGE SENSOR
    Guo, Yang-yu
    Li, Zhao-han
    Li, Jing
    Wang, Xin-yang
    Chang, Yu-chun
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [43] A 200-MS/s 10-Bit SAR ADC Applied in WLAN Systems
    Zhang, Yu
    Pu, Yilin
    Wu, Bin
    Mo, Taishan
    Ye, Tianchun
    APPLIED SCIENCES-BASEL, 2023, 13 (12):
  • [44] A 10-bit 100MS/s SAR ADC for the Hadronic Calorimeter Upgrade
    Mei, Yuan
    Li, Shaorui
    PROCEEDINGS OF THE 2019 IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON), 2019, : 59 - 62
  • [45] A 10-b 50-MS/s 820-μW SAR ADC With On-Chip Digital Calibration
    Yoshioka, Masato
    Ishikawa, Kiyoshi
    Takayama, Takeshi
    Tsukamoto, Sanroku
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2010, 4 (06) : 410 - 416
  • [46] An energy-efficient 16 MS/s 10-bit SAR ADC with MSB-block switching scheme
    Wan, Mingkang
    Zhang, Yuwei
    Tang, Xian
    MICROELECTRONICS JOURNAL, 2024, 153
  • [47] A 10-bit 50 MS/s SAR ADC in 65 nm CMOS with on-chip reference voltage buffer
    Harikumar, Prakash
    Wikner, J. Jacob
    INTEGRATION-THE VLSI JOURNAL, 2015, 50 : 28 - 38
  • [48] A 10-bit 50-MS/s sample-and-hold circuit with low distortion sampling switches
    朱旭斌
    倪卫宁
    石寅
    半导体学报, 2009, 30 (05) : 109 - 112
  • [49] A 10-bit 10 MS/s SAR ADC with Duty-Cycled Multiple Feedback Filter
    Li, Hanyue
    Shen, Yuting
    Cantatore, Eugenio
    Harpe, Pieter
    2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
  • [50] IC design of 2Ms/s 10-bit SAR ADC with low power
    Jun, Cai
    Feng, Ran
    Mei-Hua, Xu
    HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 418 - +
12345