A BISR architecture for embedded memories

被引：6

作者：

Pekmestzi, Kiamal ^{[1
]}

Axelos, Nicholas ^{[1
]}

Sideris, Isidoros ^{[1
]}

Moshopoulos, Nicolaos ^{[1
]}

机构：

[1] Natl Tech Univ Athens, Sch Elect & Comp Engn, GR-10682 Athens, Greece

来源：

14TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS | 2008年

关键词：

D O I：

10.1109/IOLTS.2008.21

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper a BISR architecture for embedded memories is presented. The proposed scheme utilises a multiple bank cache-like memory for repairs. Statistical analysis is used for minimisation of the total resources required to achieve a very high fault coverage. Simulation results show that the proposed BISR scheme is characterised by high efficiency and low area overhead, even for high defect densities. On a 4Mbit memory and an average number of 1024 memory defects per IC, a repair ratio of 100% and over 90% require less than 2% and 1% memory overhead respectively.

引用

页码：149 / 154

页数：6

共 50 条

[21] Modeling and simulation of finite state machine memory built-in self test architecture for embedded memories
Haron, Nor Zaidi
Yunus, Sit Aisah Mat Junos
Razak, Abdul Hadi Abdul
Idris, Mohd. Yamani Idna
2007 ASIA-PACIFIC CONFERENCE ON APPLIED ELECTROMAGNETICS, PROCEEDINGS, 2007, : 397 - +
[22] A read-decoupled gated-ground SRAM architecture for low-power embedded memories
Hussain, Wasim
Jahinuzzaman, Shah M.
INTEGRATION-THE VLSI JOURNAL, 2012, 45 (03) : 229 - 236
[23] The Circus: Memories of an architecture in movement
Rocha, Gilmar
PATRIMONIO E MEMORIA, 2018, 14 (02): : 503 - 532
[24] Transcribing Memories in Genome Architecture
Eisinger, Katherine R. Tonn
West, Anne E.
TRENDS IN NEUROSCIENCES, 2019, 42 (09) : 565 - 566
[25] Reliability Modeling and Mitigation for Embedded Memories
Agbo, Innocent Okwudili
Taouil, Mottaqiallah
Hamdioui, Said
2019 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2019,
[26] Embedded memories test and repair themselves
Electronic Design, 2001, 49 (17)
[27] A novel method to test embedded memories
Wang, DH
Fan, XY
Gao, DY
Zhang, SB
ISTM/2005: 6TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-9, CONFERENCE PROCEEDINGS, 2005, : 8265 - 8268
[28] Testing techniques for embedded memories in ASIC
Jin, LD
1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 376 - 379
[29] Reducing Test Power for Embedded Memories
Awad, Ahmed
Abu-Issa, Abdallatif
Hamdioui, Said
2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 112 - 119
[30] SIMULATION OF EMBEDDED MEMORIES BY DEFECTIVE HASHING
HUISMAN, LM
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (2-3) : 289 - 298

← 1 2 3 4 5 →