A BISR architecture for embedded memories

被引：6

作者：

Pekmestzi, Kiamal ^{[1
]}

Axelos, Nicholas ^{[1
]}

Sideris, Isidoros ^{[1
]}

Moshopoulos, Nicolaos ^{[1
]}

机构：

[1] Natl Tech Univ Athens, Sch Elect & Comp Engn, GR-10682 Athens, Greece

来源：

14TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS | 2008年

关键词：

D O I：

10.1109/IOLTS.2008.21

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper a BISR architecture for embedded memories is presented. The proposed scheme utilises a multiple bank cache-like memory for repairs. Statistical analysis is used for minimisation of the total resources required to achieve a very high fault coverage. Simulation results show that the proposed BISR scheme is characterised by high efficiency and low area overhead, even for high defect densities. On a 4Mbit memory and an average number of 1024 memory defects per IC, a repair ratio of 100% and over 90% require less than 2% and 1% memory overhead respectively.

引用

页码：149 / 154

页数：6

共 50 条

[41] BRAINS: A BIST compiler for embedded memories
Cheng, C
Huang, CT
Huang, JR
Wu, CW
IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 299 - 307
[42] Yield analysis for repairable embedded memories
Sehgal, A
Dubey, A
Marinissen, EJ
Wouters, C
Vranken, H
Chakrabarty, K
EIGHTH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2003, : 35 - 40
[43] Embedded object architecture
Vallius, T
Röning, J
DSD 2005: 8th Euromicro Conference on Digital System Design, Proceedings, 2005, : 102 - 107
[44] An Architecture for Embedded Database
Long, Zhaohua
Chen, Jie
Jiang, Guiquan
2011 INTERNATIONAL CONFERENCE ON FUTURE COMPUTER SCIENCE AND APPLICATION (FCSA 2011), VOL 3, 2011, : 316 - 319
[45] A Multithreading Embedded Architecture
Dong, Lan
Sul, Xiufeng
PROCEEDINGS OF THE 7TH WSEAS INTERNATIONAL CONFERENCE ON DATA NETWORKS, COMMUNICATIONS, COMPUTERS (DNCOCO '08): RECENT ADVANCES IN DATA NETWORKS, COMMUNICATIONS, COMPUTERS, 2008, : 152 - 154
[46] Design of cache memories for dataflow architecture
Kavi, KM
Hurson, AR
JOURNAL OF SYSTEMS ARCHITECTURE, 1998, 44 (9-10) : 657 - 674
[47] Understanding consolidation through the architecture of memories
Robertson, Edwin M.
Cohen, Daniel A.
NEUROSCIENTIST, 2006, 12 (03): : 261 - 271
[48] A Generic Architecture for Virtual Enterprise Memories
Chikhi, Imane
Bouarfa, Hafida
PROCEEDINGS OF THE 13TH EUROPEAN CONFERENCE ON KNOWLEDGE MANAGEMENT, VOLS 1 AND 2, 2012, : 208 - 216
[49] Smart memories: A modular reconfigurable architecture
Mai, K
Paaske, T
Jayasena, N
Ho, R
Daily, WJ
Horowitz, M
PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2000, : 161 - 171
[50] Displaced memories, or the architecture of forgetting and remembrance
Sargin, GA
ENVIRONMENT AND PLANNING D-SOCIETY & SPACE, 2004, 22 (05): : 659 - 680

← 1 2 3 4 5 →