Comparison between Symmetrical and Asymmetrical Single Phase Multilevel Inverter with Diode-Clamped Topology

被引:22
|
作者
Nami, A. [1 ]
Zare, F. [1 ]
Ledwich, G. [1 ]
Ghosh, A. [1 ]
Blaabjerg, F. [2 ]
机构
[1] Queensland Univ Technol, Sch Engn Syst, Brisbane, Qld 4001, Australia
[2] Aalborg Univ, Aalborg, Denmark
基金
澳大利亚研究理事会;
关键词
D O I
10.1109/PESC.2008.4592393
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a different configuration based on different DC bus voltage for a diode-clamped multilevel inverter has been presented. Two different symmetrical and asymmetrical arrangements of a four-level diode clamped inverters have been compared, in order to find an optimum arrangement with lower switching losses and optimised output voltage quality. The optimised asymmetrical arrangement has been compared with a conventional four-level inverter. The comparison results show that an asymmetrical configuration can obtain more voltage levels in output voltage with same number of component compared with the conventional four-level inverter and this will lead to the reduction of harmonic content of output voltage. A predictive current control technique has been carried out to verify the viability of new configuration. The advantages of this control method are simplicity and applicability for n-level multilevel inverters, without a significant change in the control circuit.
引用
收藏
页码:2921 / +
页数:2
相关论文
共 50 条
  • [31] A new single modulating and single carrier signal based control technique for symmetrical and asymmetrical multilevel inverter topology
    Bhanuchandar, Aratipamula
    Murthy, Bhagwan K.
    INTERNATIONAL JOURNAL OF EMERGING ELECTRIC POWER SYSTEMS, 2024,
  • [32] Dead time compensation technology of single-phase diode-clamped three-level inverter
    Luo D.
    Lin H.
    Shu Z.
    Dianli Zidonghua Shebei/Electric Power Automation Equipment, 2018, 38 (08): : 147 - 151
  • [33] Study and Implementation of a Single-Phase Diode-Clamped Five-Level Inverter with Auto Equalization
    Kuo, Shih-Hao
    Lin, Zheng-An
    Liu, Yi-Hua
    Hsieh, Yao-Ching
    Chiu, Huang-Jen
    2018 ASIAN CONFERENCE ON ENERGY, POWER AND TRANSPORTATION ELECTRIFICATION (ACEPT), 2018,
  • [34] Forced Redundant States of 5-Level Single-Phase Diode-Clamped Multilevel Inverters
    Chaulagain, M.
    Diong, B.
    SOUTHEASTCON 2016, 2016,
  • [35] Comparison of Pulse Width Modulation Techniques for Diode-Clamped and Cascaded Multilevel Inverters
    Gudipati, Kishor
    Maramreddy, Harsha Vardhan Reddy
    Kolli, Sri Gowri
    Lakshmi, Vuyyuru Anantha
    Reddy, Girireddy Sreenivasa
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2023, 13 (04) : 11078 - 11084
  • [36] Elimination of harmonics in a five-level diode-clamped multilevel inverter using fundamental modulation
    Ozdemir, Sule
    Ozdemir, Engin
    Tolbert, Leon M.
    Khomfoi, Surin
    2007 INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND DRIVE SYSTEMS, VOLS 1-4, 2007, : 1055 - +
  • [37] Voltage-Sharing Converter to Supply Single-Phase Asymmetrical Four-Level Diode-Clamped Inverter With High Power Factor Loads
    Boora, Arash A.
    Nami, Alireza
    Zare, Firuz
    Ghosh, Arindam
    Blaabjerg, Frede
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (10) : 2507 - 2520
  • [38] Individual MPPT of Photovoltaic Arrays with Use of Single-Phase Three-Level Diode-Clamped Inverter
    Stala, Robert
    IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 2010), 2010, : 3456 - 3462
  • [39] Comparison of Neutral-Point-Clamped, Symmetrical, and Hybrid Asymmetrical Multilevel Inverters
    Zambra, Diorge A. B.
    Rech, Cassiano
    Pinheiro, Jose Renes
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (07) : 2297 - 2306
  • [40] Comparison of Symmetrical and Asymmetrical Multilevel Inverter Topologies with Reduced Number of Switches
    Rani, P. Sudha
    Prasadarao, V. S. K.
    Subbarao, Koppineni R. N. V.
    2014 International Conference on Smart Electric Grid (ISEG), 2014,