Forced Redundant States of 5-Level Single-Phase Diode-Clamped Multilevel Inverters

被引:0
|
作者
Chaulagain, M. [1 ]
Diong, B. [1 ]
机构
[1] Kennesaw State Univ, Dept Elect Engn, Marietta, GA 30060 USA
来源
关键词
Multilevel inverter; diode-clamped inverter; redundant states; fault tolerance; reduced device switching frequency; reduced switching losses;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Diode-clamped multilevel inverters belong to one of the three main multilevel inverter topologies. To date, the single-phase versions of these inverters have been characterized as not having redundant states. Significantly, such states are useful for reducing device switching frequency during inverter operation, and hence for decreasing switching power losses and conducted electromagnetic interference effects, and also improving other aspects of inverter performance such as enabling capacitor voltage balancing. This paper describes a study of single-phase diode-clamped multilevel inverters with their output connected in series with a voltage source. Doing so for a five-level inverter resulted in additional switch states producing the expected output levels, as compared to not having a voltage source so connected. Hence these are referred to as forced redundant states; they are determined by the source's magnitude and its polarity. Both simulation and experimental results are described to help analyze and verify this advantageous behavior.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] A Novel Single-Phase Voltage Sag Restorer with Diode-Clamped Multilevel Bridge
    Ding, K.
    Cheng, K. W. E.
    Xue, X. D.
    Divakar, B. P.
    Wang, S. X.
    Xu, C. D.
    Wang, D. H.
    2009 3RD INTERNATIONAL CONFERENCE ON POWER ELECTRONICS SYSTEMS AND APPLICATIONS: ELECTRIC VEHICLE AND GREEN ENERGY, 2009, : 44 - 44
  • [2] 5-Level Multiple-Pole Multilevel Diode-Clamped Inverter Scheme for Reactive Power Compensation
    Raj, Pinkymol Harikrishna
    Maswood, Ali I.
    Ooi, Gabriel H. P.
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 57 - 60
  • [3] Experimental Verification of Loss Reduction in Diode-Clamped Multilevel Inverters
    Sato, Yukihiko
    Ito, Takumi
    2011 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2011, : 190 - 196
  • [4] Modeling and analysis of 5-level diode-clamped and flying-capacitors converters
    Khajehoddin, S. A.
    Bakhshai, A.
    Jain, P. K.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 1408 - 1413
  • [5] Study of SVPWM method for single-phase three-level diode-clamped inverter
    Zhang, Zhi
    Xie, Yunxiang
    Le, Jiangyuan
    Chen, Lin
    Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2010, 30 (27): : 62 - 68
  • [6] Dead time compensation technology of single-phase diode-clamped three-level inverter
    Luo D.
    Lin H.
    Shu Z.
    Dianli Zidonghua Shebei/Electric Power Automation Equipment, 2018, 38 (08): : 147 - 151
  • [7] Study and Implementation of a Single-Phase Diode-Clamped Five-Level Inverter with Auto Equalization
    Kuo, Shih-Hao
    Lin, Zheng-An
    Liu, Yi-Hua
    Hsieh, Yao-Ching
    Chiu, Huang-Jen
    2018 ASIAN CONFERENCE ON ENERGY, POWER AND TRANSPORTATION ELECTRIFICATION (ACEPT), 2018,
  • [8] Mechanism of DC bus voltage unbalance in diode-clamped multilevel inverters
    Wang, Guang-Zhu
    Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2002, 22 (12): : 111 - 117
  • [9] Single-Phase Hybrid Cascaded H-Bridge and Diode-Clamped Multilevel Inverter: RL Load Case
    Bugel, Kristen
    Diong, Bill
    Juleus, Quirstan
    Jacobs, MaKayla
    2018 9TH IEEE INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS (PEDG), 2018,
  • [10] Single-phase hybrid cascaded H-bridge and diode-clamped multilevel inverter with capacitor voltage balancing
    Castillo, Richard
    Diong, Bill
    Biggers, Preston
    IET POWER ELECTRONICS, 2018, 11 (04) : 700 - 707