Comparison between Symmetrical and Asymmetrical Single Phase Multilevel Inverter with Diode-Clamped Topology

被引:22
|
作者
Nami, A. [1 ]
Zare, F. [1 ]
Ledwich, G. [1 ]
Ghosh, A. [1 ]
Blaabjerg, F. [2 ]
机构
[1] Queensland Univ Technol, Sch Engn Syst, Brisbane, Qld 4001, Australia
[2] Aalborg Univ, Aalborg, Denmark
基金
澳大利亚研究理事会;
关键词
D O I
10.1109/PESC.2008.4592393
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a different configuration based on different DC bus voltage for a diode-clamped multilevel inverter has been presented. Two different symmetrical and asymmetrical arrangements of a four-level diode clamped inverters have been compared, in order to find an optimum arrangement with lower switching losses and optimised output voltage quality. The optimised asymmetrical arrangement has been compared with a conventional four-level inverter. The comparison results show that an asymmetrical configuration can obtain more voltage levels in output voltage with same number of component compared with the conventional four-level inverter and this will lead to the reduction of harmonic content of output voltage. A predictive current control technique has been carried out to verify the viability of new configuration. The advantages of this control method are simplicity and applicability for n-level multilevel inverters, without a significant change in the control circuit.
引用
收藏
页码:2921 / +
页数:2
相关论文
共 50 条
  • [41] Implementation of Symmetrical Multilevel Inverter Topology
    Gautam, Shivam Prakash
    Kumar, Lalit
    Gupta, Shubhrata
    Agrawal, Nitesh
    PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
  • [42] Design and Analysis Three Phase Three Level Diode-Clamped Grid Connected Inverter
    Subsingha, Wanchai
    COE ON SUSTAINABLE ENERGY SYSTEM (THAI-JAPAN), 2016, 89 : 130 - 136
  • [43] A diode-clamped multi-level inverter for the StatCom/BESS
    Cheng, Y
    Crow, ML
    2002 IEEE POWER ENGINEERING SOCIETY WINTER MEETING, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2002, : 470 - 475
  • [44] Stand-alone Power Supply System Using Photovoltaic Panels and Diode-clamped Multilevel Inverter
    Brovanov, Sergey V.
    Shults, Tatiana E.
    Sidorov, Andrey V.
    2014 15TH INTERNATIONAL CONFERENCE OF YOUNG SPECIALISTS ON MICRO/NANOTECHNOLOGIES AND ELECTRON DEVICES (EDM), 2014, : 464 - 467
  • [45] Capacitor balance issues of the diode-clamped multilevel inverter operated in a quasi two-state mode
    Adam, Grain P.
    Finney, Stephen J.
    Massoud, Ahmed M.
    Williams, Barry W.
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (08) : 3088 - 3099
  • [46] Harmonic Optimization of Diode-clamped Multilevel Inverter Using Teaching-learning-based Optimization Algorithm
    Mardaneh, Mohammad
    Golestaneh, Faranak
    IETE JOURNAL OF RESEARCH, 2013, 59 (01) : 9 - 16
  • [47] An Optimized Multilevel Inverter Topology with Symmetrical and Asymmetrical DC Sources for Sustainable Energy Applications
    Manjunatha, B. M.
    Rao, S. Nagaraja
    Kumar, A. Suresh
    Zabeen, K. Shaguftha
    Lakshminarayanan, Sanjay
    Reddy, A. Vishwanath
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2020, 10 (03) : 5719 - 5723
  • [48] Symmetrical And Asymmetrical Topology of Cascaded Multilevel Inverter With Reduced Number of Switches And DC Sources
    Nanda, Lipika
    Bharti, Privesh
    Dasgupta, A.
    2019 1ST IEEE INTERNATIONAL CONFERENCE ON SUSTAINABLE ENERGY TECHNOLOGIES AND SYSTEMS (IEEE-ICSETS 2019), 2019, : 230 - 235
  • [49] Power Control in Grid-Connected Wind Energy System Using Diode-Clamped Multilevel Inverter
    Swami, Raju Kumar
    Samuel, Paulson
    Gupta, Rajesh
    IETE JOURNAL OF RESEARCH, 2016, 62 (04) : 515 - 524
  • [50] Diode-clamped Three-Level Dual Buck Inverter
    Zheng Jie
    Wang Chenghua
    Hong Feng
    ICEET: 2009 INTERNATIONAL CONFERENCE ON ENERGY AND ENVIRONMENT TECHNOLOGY, VOL 2, PROCEEDINGS, 2009, : 131 - 134