New improved 1-bit full adder cells

被引：0
|
作者：
Veeramachaneni, Sreehari [1 ]
Srinivas, M. B. [1 ]
机构：
[1] Int Inst Informat Technol, Ctr VLSI & Embedded Syst Technol CVEST, Hyderabad, Andhra Pradesh, India
来源：
2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4 | 2008年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The 1-bit full adder is a very important component in the design of application specific integrated circuits. In this paper, authors propose three new 1-bit full adders having a delay of 2-transistor (2T) using existing XOR and XNOR gates. The power consumption, delay and area of these new full adders are compared with existing ones and the results appear to be promising. The combination of low power, low transistor count and lesser delay makes the new full adders a viable option for efficient design.
引用
收藏
页码：701 / 704
页数：4
相关论文
共 50 条
  • [1] A framework for fair performance evaluation of 1-bit full Adder cells
    Shams, AM
    Bayoumi, MA
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 6 - 9
  • [2] Design and analysis of 1-bit hybrid full adder cells for fast computation
    Anand, Anubhav
    Dhariwal, Sandeep
    Lamba, Vijay Kumar
    Kassa, Sankit
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2025, 112 (01) : 195 - 195
  • [3] New High Performance 1-Bit Full Adder Using Domino Logic
    Verma, Shekhar
    Kumar, Dhirendra
    Marwah, Gaganpreet Kaur
    2014 6TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS, 2014, : 961 - 965
  • [4] Five new high-performance multiplexer-based 1-bit full adder cells
    Al-Sheraidah, A
    Alhalabi, B
    Bui, HT
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 807 - 810
  • [5] Performance Enhancement of a Hybrid 1-bit Full Adder Circuit
    Chauhan, Sugandha
    Sharma, Tripti
    PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
  • [6] On the design of low power 1-bit full adder cell
    Maeen, Mehrdad
    Foroutan, Vahid
    Navi, Keivan
    IEICE ELECTRONICS EXPRESS, 2009, 6 (16): : 1148 - 1154
  • [7] A 4-bit CMOS Full Adder of 1-bit Hybrid 13T Adder With A New SUM Circuit
    Jie, Lee Shing
    Ruslan, Siti Hawa
    PROCEEDINGS OF THE 14TH IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED), 2016,
  • [8] Performance analysis of low-power 1-bit CMOS full adder cells
    Shams, AM
    Darwish, TK
    Bayoumi, MA
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (01) : 20 - 29
  • [9] On the design of low-energy hybrid CMOS 1-bit full adder cells
    Goel, S
    Gollamudi, S
    Kumar, A
    Bayoumi, M
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 209 - 212
  • [10] Subthreshold 1-bit full adder cells in sub-100 nm technologies
    Moalemi, Vahid
    Afzali-Kushu, Ali
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 514 - +
12345