New improved 1-bit full adder cells

被引：0
|
作者：
Veeramachaneni, Sreehari [1 ]
Srinivas, M. B. [1 ]
机构：
[1] Int Inst Informat Technol, Ctr VLSI & Embedded Syst Technol CVEST, Hyderabad, Andhra Pradesh, India
来源：
2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4 | 2008年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The 1-bit full adder is a very important component in the design of application specific integrated circuits. In this paper, authors propose three new 1-bit full adders having a delay of 2-transistor (2T) using existing XOR and XNOR gates. The power consumption, delay and area of these new full adders are compared with existing ones and the results appear to be promising. The combination of low power, low transistor count and lesser delay makes the new full adders a viable option for efficient design.
引用
收藏
页码：701 / 704
页数：4
相关论文
共 50 条
  • [21] Comprehensive study of 1-Bit full adder cells: review, performance comparison and scalability analysis
    Mehedi Hasan
    Abdul Hasib Siddique
    Abdal Hoque Mondol
    Mainul Hossain
    Hasan U. Zaman
    Sharnali Islam
    SN Applied Sciences, 2021, 3
  • [22] Low Power Ripple Carry Adder Using Hybrid 1-Bit Full Adder Circuit
    Bagwari, Ashish
    Katna, Isha
    2019 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN 2019), 2019, : 124 - 127
  • [23] A high-performance full swing 1-bit hybrid full adder cell
    Hussain, Shahbaz
    Hasan, Mehedi
    Agrawal, Gazal
    Hasan, Mohd
    IET CIRCUITS DEVICES & SYSTEMS, 2022, 16 (03) : 210 - 217
  • [24] A new low-voltage CMOS 1-bit full adder for high performance applications
    Wey, IC
    Huang, CH
    Chow, HC
    2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 21 - 24
  • [25] Performance Analysis of 1-Bit Full Adder using Different Design Techniques
    Sreelatha, P.
    Lakshmi, P. Koti
    Rao, Rameshwar
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 2262 - 2266
  • [26] A novel CMOS 1-bit 8T full adder cell
    Sharma, Tripti
    Sharma, K.G.
    Singh, B.P.
    Arora, Neha
    WSEAS Transactions on Systems, 2010, 9 (03): : 317 - 326
  • [27] Parametric analysis of a hybrid 1-bit full adder in UDSM and CNTFET Technology
    Niranjan, Neeraj Kumar
    Singh, Rajendra Bahadur
    Rizvi, Navaid Z.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4267 - 4272
  • [28] Performance Optimization of 1-bit Full Adder Cell based on CNTFET Transistor
    Ghabri, Houda
    Ben Issa, Dalenda
    Samet, Hekmet
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2019, 9 (06) : 4933 - 4936
  • [29] Design of Fast and Efficient 1-bit Full Adder and its Performance Analysis
    Shinde, Kunjan D.
    Nidagundi, Jayashree C.
    2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 1275 - 1279
  • [30] Performance Evaluation of Efficient Low Power 1-bit Hybrid Full Adder
    Upadhyay, Rahul Mani
    Chauhan, R. K.
    Kumar, Manish
    ADCAIJ-ADVANCES IN DISTRIBUTED COMPUTING AND ARTIFICIAL INTELLIGENCE JOURNAL, 2022, 11 (04): : 475 - 488
12345