New improved 1-bit full adder cells

被引：0
|
作者：
Veeramachaneni, Sreehari [1 ]
Srinivas, M. B. [1 ]
机构：
[1] Int Inst Informat Technol, Ctr VLSI & Embedded Syst Technol CVEST, Hyderabad, Andhra Pradesh, India
来源：
2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4 | 2008年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The 1-bit full adder is a very important component in the design of application specific integrated circuits. In this paper, authors propose three new 1-bit full adders having a delay of 2-transistor (2T) using existing XOR and XNOR gates. The power consumption, delay and area of these new full adders are compared with existing ones and the results appear to be promising. The combination of low power, low transistor count and lesser delay makes the new full adders a viable option for efficient design.
引用
收藏
页码：701 / 704
页数：4
相关论文
共 50 条
  • [41] Comprehensive Analysis of a Power-Efficient 1-Bit Hybrid Full Adder Cell
    Ayush Kanojia
    Sachin Agrawal
    Rohit Lorenzo
    Wireless Personal Communications, 2023, 129 : 1097 - 1111
  • [42] Memristor based XNOR for high speed area efficient 1-bit Full Adder
    Singh, Anuradha
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2017, : 1549 - 1553
  • [43] Design and Implementation of a 1-bit FinFET Full Adder Cell for ALU in Subthreshold Region
    Tahrim, 'Aqilah Binti Abdul
    Tan, Michael Loong Peng
    2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 44 - 47
  • [44] Area and Power Efficient 4-Bit Comparator Design by Using 1-Bit Full Adder Module
    Sharma, Anjali
    Sharma, Pranshu
    2014 INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND GRID COMPUTING (PDGC), 2014, : 1 - 6
  • [45] Design and Performance Analysis of 1-Bit FinFET Full Adder Cells for Subthreshold Region at 16 nm Process Technology
    Tahrim, Aqilah Binti Abdul
    Chin, Huei Chaeng
    Lim, Cheng Siong
    Tan, Michael Loong Peng
    JOURNAL OF NANOMATERIALS, 2015, 2015
  • [46] Design of efficient approximate 1-bit Full Adder cells using CNFET technology applicable in motion detector systems
    Zareei, Zahra
    Bagherizadeh, Mehdi
    Shafiabadi, MohammadHossein
    Mehrabani, Yavar Safaei
    MICROELECTRONICS JOURNAL, 2021, 108
  • [47] Low Power 1-Bit Full Adder Using Full-Swing Gate Diffusion Input Technique
    Al Badry, Omnia
    Abdelghany, M. A.
    PROCEEDINGS OF 2018 INTERNATIONAL CONFERENCE ON INNOVATIVE TRENDS IN COMPUTER ENGINEERING (ITCE' 2018), 2018, : 205 - 208
  • [48] Design of a novel low power 8-transistor 1-bit full adder cell
    Yi WEI
    Frontiers of Information Technology & Electronic Engineering, 2011, (07) : 604 - 607
  • [49] Design of a novel low power 8-transistor 1-bit full adder cell
    Yi Wei
    Ji-zhong Shen
    Journal of Zhejiang University SCIENCE C, 2011, 12 : 604 - 607
  • [50] Leakage Reduction Methodology of 1-bit Full Adder in 180nm CMOS Technology
    Deb, Prasenjit
    Majumder, Alak
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 199 - 203
12345