Analog Performance of Gate-Source/Drain Underlap Triple-Gate SOI nMOSFET

被引：5
|
作者：
dos Santos, S. D. [1 ]
Nicoletti, T. [1 ]
Martino, J. A. [1 ]
机构：
[1] Univ Sao Paulo, LSI PSI USP, BR-05508010 Sao Paulo, Brazil
来源：
MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2011 | 2011年 / 39卷 / 01期
关键词：
FINFET;
D O I：
10.1149/1.3615199
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
The electrical characteristics of triple-gate SOI nMOSFET with gate-source/drain underlap are studied in this paper, focusing on the main analog parameters through 3D numerical simulations. The use of underlap has been reported as one alternative to avoid short channel effects mainly in non-planar transistors. The results indicate that in spite of the underlapped devices show lower drain current (I-DS) and transconductance (gm), superior characteristics are achieved in terms of transistor efficiency (gm/I-DS ratio), output conductance (g(D)), Early voltage (V-EA) and intrinsic voltage gain (A(V)) which are required for analog applications.
引用
收藏
页码：239 / 246
页数：8
相关论文
共 50 条
  • [41] Uniaxial Stress Efficiency for Different Fin Dimensions of Triple-Gate SOI nMOSFETs
    Buehler, R. T.
    Agopian, P. G. D.
    Giacomini, R.
    Simoen, E.
    Claeys, C.
    Martino, J. A.
    2011 IEEE INTERNATIONAL SOI CONFERENCE, 2011,
  • [42] Different stress techniques and their efficiency on triple-gate SOI n-MOSFETs
    Buehler, R. T.
    Agopian, P. G. D.
    Collaert, N.
    Simoen, E.
    Claeys, C.
    Martino, J. A.
    SOLID-STATE ELECTRONICS, 2015, 103 : 209 - 215
  • [43] Performance of the floating gate/body tied NMOSFET photodetector on SOI substrate
    Zhang, WQ
    Chan, MS
    Ko, PK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (07) : 1375 - 1384
  • [44] Angled implants for controlling gate-source/drain extension: A TCAD modeling study
    Thirupapuliyur, S
    Al-Bayati, A
    Jain, A
    Mayur, A
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 2005, 237 (1-2): : 98 - 101
  • [45] Simulation study on deep nanoscale short channel junctionless SOI FinFETs with triple-gate or double-gate structures
    Xi Liu
    Meile Wu
    Xiaoshi Jin
    Rongyan Chuai
    Jong-Ho Lee
    Journal of Computational Electronics, 2014, 13 : 509 - 514
  • [46] Simulation study on deep nanoscale short channel junctionless SOI FinFETs with triple-gate or double-gate structures
    Liu, Xi
    Wu, Meile
    Jin, Xiaoshi
    Chuai, Rongyan
    Lee, Jong-Ho
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (02) : 509 - 514
  • [47] Performance assessment of nanoscale double- and triple-gate FinFETs
    Kranti, A
    Armstrong, GA
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2006, 21 (04) : 409 - 421
  • [48] Impact of metal silicide layout covering source/drain diffusion region on minimization of parasitic resistance of triple-gate SOI MOSFET and proposal of practical design guideline
    Omura, Yasuhisa
    Yoshimoto, Kazuhisa
    Hayashi, Osanori
    Wakabayashi, Hitoshi
    Yamakawa, Shinya
    SOLID-STATE ELECTRONICS, 2009, 53 (09) : 959 - 971
  • [49] Impact of Substrate Rotation and Temperature on the Mobility and Series Resistance of Triple-Gate SOI nMOSFETs
    de Souza, M.
    Martino, J. A.
    Simoen, E.
    Claeys, C.
    Pavanello, M. A.
    MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2011, 2011, 39 (01): : 223 - 230
  • [50] The influence of gate underlap on analog and RF performance of III-V heterostructure double gate MOSFET
    Sarkar, Angsuman
    Jana, Rohit
    SUPERLATTICES AND MICROSTRUCTURES, 2014, 73 : 256 - 267
12345