Analog Performance of Gate-Source/Drain Underlap Triple-Gate SOI nMOSFET

被引：5

作者：

dos Santos, S. D. ^{[1
]}

Nicoletti, T. ^{[1
]}

Martino, J. A. ^{[1
]}

机构：

[1] Univ Sao Paulo, LSI PSI USP, BR-05508010 Sao Paulo, Brazil

来源：

MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2011 | 2011年 / 39卷 / 01期

关键词：

FINFET;

D O I：

10.1149/1.3615199

中图分类号：

O646 [电化学、电解、磁化学];

学科分类号：

081704 ;

摘要：

The electrical characteristics of triple-gate SOI nMOSFET with gate-source/drain underlap are studied in this paper, focusing on the main analog parameters through 3D numerical simulations. The use of underlap has been reported as one alternative to avoid short channel effects mainly in non-planar transistors. The results indicate that in spite of the underlapped devices show lower drain current (I-DS) and transconductance (gm), superior characteristics are achieved in terms of transistor efficiency (gm/I-DS ratio), output conductance (g(D)), Early voltage (V-EA) and intrinsic voltage gain (A(V)) which are required for analog applications.

引用

页码：239 / 246

页数：8

共 50 条

[31] Parasitic Gate Capacitance Model for Triple-Gate FinFETs
Salas Rodriguez, Silvestre
Tinoco, Julio C.
Martinez-Lopez, Andrea G.
Alvarado, Joaquin
Raskin, Jean-Pierre
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (11) : 3710 - 3717
[32] Fringing Gate Capacitance Model for Triple-Gate FinFET
Salas, S.
Tinoco, J. C.
Martinez-Lopez, A. G.
Alvarado, J.
Raskin, J. -P.
2013 IEEE 13TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2013, : 90 - 92
[33] THE OPPOSED GATE-SOURCE TRANSISTOR
RAUSCHENBACH, K
LEE, CA
MICROWAVES & RF, 1987, 26 (03) : 155 - &
[34] Effect of Temperature on the Performance of Triple-Gate Junctionless Transistors
Oproglidis, Theodoros A.
Karatsori, Theano A.
Barraud, Sylvain
Ghibaudo, Gerard
Dimitriadis, Charalabos A.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (08) : 3562 - 3566
[35] Parasitic Back-Inferface Conduction in Planar and Triple-Gate SOI Transistors
Ritzenthaler, R.
Lime, F.
Ricoma, M.
Martinez, F.
Faynot, O.
Pascal, F.
Valenza, M.
Miranda, E.
Cristoloveanu, S.
Iniguez, B.
2010 IEEE INTERNATIONAL SOI CONFERENCE, 2010,
[36] Analog performance of double gate SOI transistors
Alam, MS
Lim, TC
Armstrong, GA
INTERNATIONAL JOURNAL OF ELECTRONICS, 2006, 93 (01) : 1 - 18
[37] Analysis of Narrow Gate to Gate Space Dependence of MOS Gate-Source/Drain Capacitance by Using Contact-less and Drawn-out Source/Drain Test Structure
Naruta, Yasuhisa
Kumashiro, Shigetaka
2013 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2013, : 137 - 140
[38] Corner Spacer Design for Performance Optimization of Multi-Gate InGaAs-OI FinFET with Gate-to-Source/Drain Underlap
Hu, Vita Pi-Ho
Lo, Chang-Ting
Sachid, Angada B.
Su, Pin
Hu, Chenming
2016 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2016,
[39] Radiation Effect on Standard and Strained Triple-Gate SOI FinFETs Parasitic Conduction
Teixeira, Fernando F.
Bordallo, Caio C. M.
Silveira, Marcilei A. G.
Agopian, Paula G. D.
Martino, Joao A.
Simoen, Eddy
Claeys, Cor
2013 28TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO 2013), 2013,
[40] Compact Model of Drain Current in Short-Channel Triple-Gate FinFETs
Fasarakis, Nikolaos
Tsormpatzoglou, Andreas
Tassis, Dimitrios H.
Pappas, Ilias
Papathanasiou, Konstantinos
Bucher, Matthias
Ghibaudo, Gerard
Dimitriadis, Charalabos A.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (07) : 1891 - 1898

← 1 2 3 4 5 →