An ASIC Design of a High-Speed Clock and Data Recovery Circuit

被引：0

作者：

Ng, Chi-Wai ^{[1
]}

Yu, Kai-Hung ^{[2
]}

Sham, Chiu-Wing ^{[1
]}

Tse, C. K. Michael ^{[1
]}

机构：

[1] Hong Kong Polytech Univ, Hong Kong, Hong Kong, Peoples R China

[2] IC Dev Ctr, Shatin, Peoples R China

来源：

MEMS, NANO AND SMART SYSTEMS, PTS 1-6 | 2012年 / 403-408卷

关键词：

Clock and Data Recovery; Phase Lock Loop; Voltage Control Oscillator;

D O I：

10.4028/www.scientific.net/AMR.403-408.1218

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Clock and Data Recovery (CDR) means that the digital data streams are sent without an accompanying clock signal. A digital CDR circuit is proposed as it does not depend on the special analog process and provide higher immunity to the noise. This design is fabricated using 0.13 mu m standard process and the circuit can support up to 5 GHz data rate to support the high speed standard. Compared to other CDR design with more advanced technology, our implementation can have similar performance but the manufacturing cost can be reduced.

引用

页码：1218 / +

页数：3

共 50 条

[1] Design of high-speed clock and data recovery circuits
Tan Kok-Siang
Mohd-Shahiman Sulaiman
Chuah Hean-Teik
Manoj Sachdev
Analog Integrated Circuits and Signal Processing, 2007, 52 : 15 - 23
[2] Design of high-speed clock and data recovery circuits
Kok-Siang, Tan
Sulaiman, Mohd-Shahiman
Hean-Teik, Chuah
Sachdev, Manoj
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 52 (1-2) : 15 - 23
[3] Challenges in the design of high-speed clock and data recovery circuits
Razavi, B
IEEE COMMUNICATIONS MAGAZINE, 2002, 40 (08) : 94 - 101
[4] Design and validation of a new high speed clock and data recovery circuit
Ye, Guojing
Sun, Man
Guo, Gan
Hong, Zhiliang
Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2007, 27 (04): : 529 - 534
[5] Design of High-speed Clock Recovery Circuit for Burst-mode Applications
Kim, Soojin
Cho, Kyeongsoon
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 177 - 180
[6] A State Recovery Design against Single-Event Transient in High-speed Phase Interpolation Clock and Data Recovery Circuit
Tan, Jiawei
Guo, Yang
Chen, Jianjun
Yuan, Hengzhou
Chen, Xi
2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 339 - 342
[7] The Design Techniques for High-Speed PAM4 Clock and Data Recovery
Liao, Qiwen
Qi, Nan
Zhang, Zhao
Liu, Liyuan
Liu, Jian
Wu, Nanjian
Xiao, Xi
Chiang, Patrick Yin
PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 142 - 143
[8] A power and area efficient CMOS clock/data recovery circuit for high-speed serial interfaces
Chen, DL
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (08) : 1170 - 1176
[9] A 3.2Gb/s clock and data recovery circuit without reference clock for a high-speed serial data link
Kim, Kang jik
Jeong, Ki sang
Cho, Seong ik
PROCEEDINGS OF THE 2ND WSEAS INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS, SIGNALS AND TELECOMMUNICATIONS (CISST '08): CIRCUITS, SYSTEMS, SIGNAL & COMMUNICATIONS, 2008, : 40 - 43
[10] A 3.2Gb/s clock and data recovery circuit without reference clock for a high-speed serial data link
Kim, Kang Jik
Jeong, Ki Sang
Cho, Seong Ik
ELECTRONICS AND COMMUNICATIONS: PROCEEDINGS OF THE 7TH WSEAS INTERNATIONAL CONFERENCE ON ELECTRONICS, HARDWARE, WIRELESS AND OPTICAL COMMUNICATIONS (EHAC '08), 2008, : 113 - +

← 1 2 3 4 5 →