An ASIC Design of a High-Speed Clock and Data Recovery Circuit

被引：0

作者：

Ng, Chi-Wai ^{[1
]}

Yu, Kai-Hung ^{[2
]}

Sham, Chiu-Wing ^{[1
]}

Tse, C. K. Michael ^{[1
]}

机构：

[1] Hong Kong Polytech Univ, Hong Kong, Hong Kong, Peoples R China

[2] IC Dev Ctr, Shatin, Peoples R China

来源：

MEMS, NANO AND SMART SYSTEMS, PTS 1-6 | 2012年 / 403-408卷

关键词：

Clock and Data Recovery; Phase Lock Loop; Voltage Control Oscillator;

D O I：

10.4028/www.scientific.net/AMR.403-408.1218

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Clock and Data Recovery (CDR) means that the digital data streams are sent without an accompanying clock signal. A digital CDR circuit is proposed as it does not depend on the special analog process and provide higher immunity to the noise. This design is fabricated using 0.13 mu m standard process and the circuit can support up to 5 GHz data rate to support the high speed standard. Compared to other CDR design with more advanced technology, our implementation can have similar performance but the manufacturing cost can be reduced.

引用

页码：1218 / +

页数：3

共 50 条

[41] A 1/8-rate clock and data recovery architecture for high-speed communication systems
Sameni, P
Mirabbasi, S
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 305 - 308
[42] A high-speed low-voltage phase detector for clock recovery from NRZ data
Centurelli, F
Pozzoni, M
Scotti, G
Trifiletti, E
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 297 - 300
[43] A high-speed low-voltage phase detector for clock recovery from NRZ data
Centurelli, Francesco
Scotti, Giuseppe
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (08) : 1626 - 1635
[44] High-speed Clock and Data Recovery System with Segmented Slew-rate Control Circuit for High-linearity in 65 nm CMOS Process
Min, Kyunghwan
Lee, Sanggeun
Oh, Taehyoun
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2021, 21 (03) : 199 - 205
[45] A software PAM4 clock data recovery algorithm for high-speed serial communication
Wu, Tong
Song, Kezhu
Chen, Zhuo
Zhao, Hongwei
Yu, Han
IET COMMUNICATIONS, 2022, 16 (04) : 335 - 347
[46] A Clock Phase Adjustment Circuit for Synchronizing Multiple High-Speed DEMUXs
Shringarpure, Rahul
Baringer, Cynthia D.
Hitko, Don A.
Li, James C.
Zehnder, Daniel M.
Hussain, Tahir
Matthews, David S.
2012 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2012,
[47] ASIC DESIGN TECHNIQUES SYNCHRONIZE DUAL CLOCKS IN HIGH-SPEED DESIGNS
HANSEN, R
DEMING, R
EDN, 1993, 38 (14) : 102 - &
[48] ASIC Design of High-Speed Low-Power HDLC Controller
陈禾
韩月秋
Journal of Beijing Institute of Technology, 2003, (S1) : 66 - 69
[49] ASIC Design of High-Speed Low-Power HDLC Controller
陈禾
韩月秋
Journal of Beijing Institute of Technology(English Edition), 2003, (English Edition) : 66 - 69
[50] Signal processing ASIC requirements for high-speed wireless data communications
Daneshrad, B
CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1783 - 1787

← 1 2 3 4 5 →