共 50 条
- [1] An ASIC Design of a High-Speed Clock and Data Recovery Circuit MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 1218 - +
- [2] Design of high-speed clock and data recovery circuits Analog Integrated Circuits and Signal Processing, 2007, 52 : 15 - 23
- [5] Design and validation of a new high speed clock and data recovery circuit Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2007, 27 (04): : 529 - 534
- [6] Design of High-speed Clock Recovery Circuit for Burst-mode Applications 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 177 - 180
- [7] A novel digital phase interpolation control for clock and data recovery circuit IEICE ELECTRONICS EXPRESS, 2015, 12 (21):
- [10] The Design Techniques for High-Speed PAM4 Clock and Data Recovery PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 142 - 143