A State Recovery Design against Single-Event Transient in High-speed Phase Interpolation Clock and Data Recovery Circuit

被引:0
|
作者
Tan, Jiawei [1 ]
Guo, Yang [1 ]
Chen, Jianjun [1 ]
Yuan, Hengzhou [1 ]
Chen, Xi [1 ]
机构
[1] Natl Univ Def Technol, Coll Comp, Changsha 410073, Hunan, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this thesis, we investigate optimum Radiation Hardened By Design (RHBD) in the Low Pass Filter (LPF) of the all-digital Phase Interpolation Clock and Data Recovery (PICDR) for use against Single-Event Transients (SET). PICDR is a critical circuit in the receiver of high-speed multi-channel Serial-data transceiver systems. Nevertheless, in some particular operating environment, there exist severe challenges for the PICDR. A state-recoverable PICDR is investigated regarding its SET pulse immunities. This state-recoverable PICDR is designed with 65-nm CMOS technology with the Spectre simulation tool, and in consequence it shows as a successful RHBD implementation which is immune to near 90% of the function errors caused by the SET with very low penalties.
引用
收藏
页码:339 / 342
页数:4
相关论文
共 50 条
  • [1] An ASIC Design of a High-Speed Clock and Data Recovery Circuit
    Ng, Chi-Wai
    Yu, Kai-Hung
    Sham, Chiu-Wing
    Tse, C. K. Michael
    MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 1218 - +
  • [2] Design of high-speed clock and data recovery circuits
    Tan Kok-Siang
    Mohd-Shahiman Sulaiman
    Chuah Hean-Teik
    Manoj Sachdev
    Analog Integrated Circuits and Signal Processing, 2007, 52 : 15 - 23
  • [3] Design of high-speed clock and data recovery circuits
    Kok-Siang, Tan
    Sulaiman, Mohd-Shahiman
    Hean-Teik, Chuah
    Sachdev, Manoj
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 52 (1-2) : 15 - 23
  • [4] Challenges in the design of high-speed clock and data recovery circuits
    Razavi, B
    IEEE COMMUNICATIONS MAGAZINE, 2002, 40 (08) : 94 - 101
  • [5] Design and validation of a new high speed clock and data recovery circuit
    Ye, Guojing
    Sun, Man
    Guo, Gan
    Hong, Zhiliang
    Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2007, 27 (04): : 529 - 534
  • [6] Design of High-speed Clock Recovery Circuit for Burst-mode Applications
    Kim, Soojin
    Cho, Kyeongsoon
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 177 - 180
  • [7] A novel digital phase interpolation control for clock and data recovery circuit
    Liu, Huihua
    Li, Lei
    Li, Ping
    Zhang, Jun
    IEICE ELECTRONICS EXPRESS, 2015, 12 (21):
  • [8] A Single-Event-Transient Hardened Phase Locked Loop for Clock and Data Recovery
    Yuan, Hengzhou
    Liang, Bin
    Sang, Hao
    Xu, Weixia
    Guo, Yang
    Chen, Xi
    CHINESE JOURNAL OF ELECTRONICS, 2024, 33 (02) : 353 - 361
  • [9] A Single-Event-Transient Hardened Phase Locked Loop for Clock and Data Recovery
    Hengzhou YUAN
    Bin LIANG
    Hao SANG
    Weixia XU
    Yang GUO
    Xi CHEN
    Chinese Journal of Electronics, 2024, 33 (02) : 353 - 361
  • [10] The Design Techniques for High-Speed PAM4 Clock and Data Recovery
    Liao, Qiwen
    Qi, Nan
    Zhang, Zhao
    Liu, Liyuan
    Liu, Jian
    Wu, Nanjian
    Xiao, Xi
    Chiang, Patrick Yin
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 142 - 143