A State Recovery Design against Single-Event Transient in High-speed Phase Interpolation Clock and Data Recovery Circuit

被引：0

作者：

Tan, Jiawei ^{[1
]}

Guo, Yang ^{[1
]}

Chen, Jianjun ^{[1
]}

Yuan, Hengzhou ^{[1
]}

Chen, Xi ^{[1
]}

机构：

[1] Natl Univ Def Technol, Coll Comp, Changsha 410073, Hunan, Peoples R China

来源：

2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2017年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this thesis, we investigate optimum Radiation Hardened By Design (RHBD) in the Low Pass Filter (LPF) of the all-digital Phase Interpolation Clock and Data Recovery (PICDR) for use against Single-Event Transients (SET). PICDR is a critical circuit in the receiver of high-speed multi-channel Serial-data transceiver systems. Nevertheless, in some particular operating environment, there exist severe challenges for the PICDR. A state-recoverable PICDR is investigated regarding its SET pulse immunities. This state-recoverable PICDR is designed with 65-nm CMOS technology with the Spectre simulation tool, and in consequence it shows as a successful RHBD implementation which is immune to near 90% of the function errors caused by the SET with very low penalties.

引用

页码：339 / 342

页数：4

共 50 条

[41] Phase detector for PLL-based high-speed data recovery
Tang, YH
Geiger, RL
ELECTRONICS LETTERS, 2002, 38 (23) : 1417 - 1419
[42] Bit-error rate estimation for bang-bang clock and data recovery circuit in high-speed serial links
Hong, Dongwoo
Cheng, Kwang-Ting
26TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2008, : 17 - 22
[43] Clock- and Data-Recovery Circuit With Independently Controlled Eye-Tracking Loop for High-Speed Graphic DRAMs
Song, Jun-Yong
Kwon, Oh-Kyong
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (07) : 422 - 426
[44] A CMOS high-speed data recovery circuit using the matched delay sampling technique
Kang, JK
Liu, WT
Cavin, RK
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (10) : 1588 - 1596
[45] Clock and data recovery circuit using digital phase aligner and phase interpolator
Lee, Seung-Woo
Seong, Chang-Kyung
Choi, Woo-Young
Lee, Bhum-Cheol
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 690 - +
[46] A 1/8-rate clock and data recovery architecture for high-speed communication systems
Sameni, P
Mirabbasi, S
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 305 - 308
[47] A software PAM4 clock data recovery algorithm for high-speed serial communication
Wu, Tong
Song, Kezhu
Chen, Zhuo
Zhao, Hongwei
Yu, Han
IET COMMUNICATIONS, 2022, 16 (04) : 335 - 347
[48] A 1/4-RATE LINEAR PHASE DETECTOR FOR HIGH SPEED PLL-BASED CLOCK AND DATA RECOVERY CIRCUIT
Adibifard, Somayeh
Mousavi, Seyyed Hassan
Ziabakhsh, Soheyl
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (05)
[49] ULTRAFAST CLOCK RECOVERY TECHNIQUE FOR HIGH-SPEED OPTICAL PACKET NETWORKS
FONG, TK
CERISOLA, M
HOFMEISTER, RT
POGGIOLINI, P
KAZOVSKY, LG
ELECTRONICS LETTERS, 1995, 31 (19) : 1687 - 1688
[50] Clock and carrier recovery in high-speed coherent optical communication systems
Amado, Sofia B.
Ferreira, Ricardo
Costa, Pedro S.
Guiomar, Fernando P.
Ziaie, Somayeh
Teixeira, Antonio L.
Muga, Nelson J.
Pinto, Armando N.
SECOND INTERNATIONAL CONFERENCE ON APPLICATIONS OF OPTICS AND PHOTONICS, 2014, 9286

← 1 2 3 4 5 →