6T SRAM Design for Wide Voltage Range in 28nm FDSOI

被引:0
|
作者
Thomas, O. [1 ,2 ]
Zimmer, B. [2 ]
Pelloux-Prayer, B. [3 ]
Planes, N. [3 ]
Akyel, K-C. [3 ]
Ciampolini, L. [3 ]
Flatresse, P.
Nikolic, B. [2 ,3 ]
机构
[1] CEA LETI MINATEC Campus Grenoble, Grenoble, France
[2] Univ Calif Berkeley, BWRC, Berkeley, CA USA
[3] STMicroelectron Crolles, Crolles, France
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Unique features of the 28nm ultra-thin body and buried oxide (UTBB) FDSOI technology enable the operation of SRAM in a wide voltage range. Minimum operating voltage limitations of a high-density (HD) 6-transistor (6T) SRAM can be overcome by using a single p-well (SPW) bitcell design in FDSOI. Transient simulations of dynamic failure metrics suggest that a HD 6T SPW array with 128 cells per bitline operates down to 0.65V in typical conditions with no assist techniques. In addition, a wide back-bias voltage range enables run-time tradeoffs between the low leakage current in the sleep mode and the short access time in the active mode, making it attractive for high-performance portable applications.
引用
收藏
页数:2
相关论文
共 50 条
  • [41] A 0.5V VMIN 6T SRAM in 28nm UTBB FD-SOI Technology Using Compensated WLUD Scheme with Zero Performance Loss
    Kumar, Ashish
    Visweswaran, G. S.
    Kumar, Vinay
    Saha, Kaushik
    2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 191 - 195
  • [42] 15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips
    Si, Xin
    Tu, Yung-Ning
    Huang, Wei-Hsing
    Su, Jian-Wei
    Lu, Pei-Jung
    Wang, Jing-Hong
    Liu, Ta-Wei
    Wu, Ssu-Yen
    Liu, Ruhui
    Chou, Yen-Chi
    Zhang, Zhixiao
    Sie, Syuan-Hao
    Wei, Wei-Chen
    Lo, Yun-Chen
    Wen, Tai-Hsing
    Hsu, Tzu-Hsiang
    Chen, Yen-Kai
    Shih, William
    Lo, Chung-Chuan
    Liu, Ren-Shuo
    Hsieh, Chih-Cheng
    Tang, Kea-Tiong
    Lien, Nan-Chun
    Shih, Wei-Chiang
    He, Yajuan
    Li, Qiang
    Chang, Meng-Fan
    2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 246 - +
  • [43] Robust 6T Si tunneling transistor SRAM design
    Yang, Xuebei
    Mohanram, Kartik
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 740 - 745
  • [44] Impact of Process Variations on Reliability and Performance of 32-nm 6T SRAM at Near Threshold Voltage
    Kou, Lingbo
    Robinson, William H.
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 215 - 220
  • [45] A Back Biasing Voltage Generator for 28nm UTBB-FDSOI RVT CMOS Digital Circuits
    Pelicia, Marcos Mauricio
    Coimbra, Ricardo Pureza
    Zanetta, Pedro Barbosa
    2018 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2018), 2018, : 1 - 4
  • [46] Accurate Estimation of Data Retention Voltage (DRV) for a 6T SRAM Cell at 45 nm, 65 nm, and 130 nm Technology Nodes
    Gupta, Ruchi
    Goyal, Mohit
    Dasgupta, S.
    IETE JOURNAL OF RESEARCH, 2024, 70 (04) : 4025 - 4036
  • [47] The Design and Characterization of a Half-Volt 32 nm Dual-Read 6T SRAM
    Kuang, Jente B.
    Schaub, Jeremy D.
    Gebara, Fadi H.
    Wendel, Dieter
    Froehnel, Thomas
    Saroop, Sudesh
    Nassif, Sani
    Nowka, Kevin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (09) : 2010 - 2016
  • [48] Design and Analysis of a Noise Induced 6T SRAM Cell
    Rizvi, Isma
    Nidhi
    Mishra, Rajesh
    Hashmi, M. S.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4209 - 4213
  • [49] A Layout Strategy for Low-Power Voltage Level Shifters in 28nm UTBB FDSOI Technology
    Corsonello, P.
    Frustaci, F.
    Perri, S.
    2015 AEIT INTERNATIONAL ANNUAL CONFERENCE (AEIT), 2015,
  • [50] Towards Ultra-Low-Voltage Wideband Noise-Cancelling LNAs in 28nm FDSOI
    de Streel, Guerric
    Flandre, Denis
    Dehollain, Catherine
    Bol, David
    2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,