6T SRAM Design for Wide Voltage Range in 28nm FDSOI

被引：0
|
作者：
Thomas, O. [1 ,2 ]
Zimmer, B. [2 ]
Pelloux-Prayer, B. [3 ]
Planes, N. [3 ]
Akyel, K-C. [3 ]
Ciampolini, L. [3 ]
Flatresse, P.
Nikolic, B. [2 ,3 ]
机构：
[1] CEA LETI MINATEC Campus Grenoble, Grenoble, France
[2] Univ Calif Berkeley, BWRC, Berkeley, CA USA
[3] STMicroelectron Crolles, Crolles, France
来源：
IEEE INTERNATIONAL SOI CONFERENCE | 2012年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Unique features of the 28nm ultra-thin body and buried oxide (UTBB) FDSOI technology enable the operation of SRAM in a wide voltage range. Minimum operating voltage limitations of a high-density (HD) 6-transistor (6T) SRAM can be overcome by using a single p-well (SPW) bitcell design in FDSOI. Transient simulations of dynamic failure metrics suggest that a HD 6T SPW array with 128 cells per bitline operates down to 0.65V in typical conditions with no assist techniques. In addition, a wide back-bias voltage range enables run-time tradeoffs between the low leakage current in the sleep mode and the short access time in the active mode, making it attractive for high-performance portable applications.
引用
收藏
页数：2
相关论文
共 50 条
  • [31] ESD design challenges in 28nm Hybrid FDSOI/Bulk advanced CMOS process
    Dray, A.
    Guitard, N.
    Fonteneau, P.
    Golanski, D.
    Fenouillet-Beranger, C.
    Beckrich, H.
    Sithanandam, R.
    Benoist, T.
    Legrand, C-A.
    Galy, Ph
    2012 34TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2012,
  • [32] A mmW low power VCO with high tuning range in 28nm FDSOI CMOS technology
    Vallet, Mathieu
    Richard, Olivier
    Deval, Yann
    Belot, Didier
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 522 - 525
  • [33] Rectenna Design for RF Energy Harvesting using CMOS 350nm and FDSOI 28nm
    Rochefeuille, E.
    Alicalapa, F.
    Douyere, A.
    Vuong, T. P.
    2017 IEEE RADIO AND ANTENNA DAYS OF THE INDIAN OCEAN (RADIO), 2017,
  • [34] 28NM HIGH DENSITY SRAM BIT CELL DESIGN AND MANUFACTURE STUDY
    Hu, Meili
    Song, Lijun
    Wu, Lei
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [35] Conductivity and reliability of 28nm FDSOI Middle of the line dielectrics
    Federspiel, X.
    Nouguier, D.
    Ney, D.
    Ya, T.
    2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2017,
  • [36] 28nm node bulk vs FDSOI reliability comparison
    Federspiel, X.
    Angot, D.
    Rafik, M.
    Cacho, F.
    Bajolet, A.
    Planes, N.
    Roy, D.
    Haond, M.
    Arnaud, F.
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [37] Improving the Security of a 6T SRAM using Body-Biasing in 28 nm FD-SOI
    Giterman, Robert
    Keren, Osnat
    Fish, Alexander
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [38] Thermal neutron induced upsets in 28nm SRAM
    Aguiar, V. A. P.
    Medina, N. H.
    Added, N.
    Macchione, E. L. A.
    Alberton, S. G.
    Rodrigues, C. L.
    Silva, T. F.
    Zahn, G. S.
    Genezini, F. A.
    Moralles, M.
    Benevenuti, F.
    Guazzelli, M. A.
    XLI BRAZILIAN MEETING ON NUCLEAR PHYSICS (RTFNB), 2019, 1291
  • [39] A single ended 6T SRAM cell design for ultra-low-voltage applications
    Singh, Jawar
    Pradhan, Dhiraj K.
    Hollis, Simon
    Mohanty, Saraju P.
    IEICE ELECTRONICS EXPRESS, 2008, 5 (18): : 750 - 755
  • [40] Impact of Design Parameters on 6T and 8T SRAM cells at 45nm technology
    Sharma, Joshika
    Akashe, Shyam
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2015, 10 (01): : 41 - 52
12345