A bus architecture centric configurable processor system

被引：2
|
作者：
Winegarden, S [1 ]
机构：
[1] Triscend Corp, Mt View, CA USA
来源：
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1999年
关键词：
D O I：
10.1109/CICC.1999.777359
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A matrix of configurable logic is implemented with a dedicated internal system bus extending throughout, linking user-designed slaves with an embedded processor system. This complete, yet open, system on a chip is designed for soft extension of the hardware by an application developer. A structure was developed that provides a simple user interface yet reliably delivers design performance after being integrated throughout programmable logic.
引用
收藏
页码：627 / 630
页数：4
相关论文
共 50 条
  • [1] Bus architecture of a system on a chip with user-configurable system logic
    Winegarden, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (03) : 425 - 433
  • [2] A software-configurable processor architecture
    Gonzalez, Ricardo E.
    IEEE MICRO, 2006, 26 (05) : 42 - 51
  • [3] A configurable processor synthesis system
    Gay, Wanda
    Gloster, Clay, Jr.
    FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 331 - +
  • [4] A re-configurable architecture - Radio processor
    Liao, IT
    Lee, TH
    Kang, CC
    Shih, CH
    Tsai, JC
    Lai, HC
    Shen, JH
    Liu, CW
    2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 200 - 203
  • [5] Design methodology and system for a configurable media embedded processor extensible to VLIW architecture
    Mizuno, A
    Kohno, K
    Ohyama, R
    Tokuyoshi, T
    Uetani, H
    Eichel, H
    Miyamori, T
    Matsumoto, N
    Matsui, M
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 2 - 7
  • [6] Configurable multi-processor architecture and its processor element design
    Nishimura, Tsutomu
    Miki, Takuji
    Sugiura, Hiroaki
    Matsumoto, Yuki
    Kobayashi, Masatsugu
    Kato, Toshiyuki
    Eda, Tsutomu
    Yamauchi, Hironori
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 124 - +
  • [7] A configurable modular test processor and scan controller architecture
    Frost, R.
    Rudolph, D.
    Galke, C.
    Kothe, R.
    Vierhaus, H. T.
    13TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM PROCEEDINGS, 2007, : 277 - 282
  • [8] Design of a configurable embedded processor architecture for DSP functions
    Yue, H
    Lai, MC
    Dai, K
    Wang, ZY
    11TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS WORKSHOPS, VOL II, PROCEEDINGS,, 2005, : 27 - 31
  • [9] Configurable CNN SoC Co-Processor Architecture
    Wijaya, Joshua Adiel
    Adiono, Trio
    2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 281 - 282
  • [10] PositIV:A Configurable Posit Processor Architecture for Image and Video Processing
    Ramachandran, Akshat
    Gustafson, John
    Roy, Anusua
    Ansari, Rizwan Ahmed
    Daruwala, Rohin
    2022 25TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2022, : 93 - 100
12345