A bus architecture centric configurable processor system

被引：2
|
作者：
Winegarden, S [1 ]
机构：
[1] Triscend Corp, Mt View, CA USA
来源：
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1999年
关键词：
D O I：
10.1109/CICC.1999.777359
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A matrix of configurable logic is implemented with a dedicated internal system bus extending throughout, linking user-designed slaves with an embedded processor system. This complete, yet open, system on a chip is designed for soft extension of the hardware by an application developer. A structure was developed that provides a simple user interface yet reliably delivers design performance after being integrated throughout programmable logic.
引用
收藏
页码：627 / 630
页数：4
相关论文
共 50 条
  • [41] Configurable architecture
    Kepczynska-Walczak, Anetta
    Stojakovic, Vesna
    Tepavcevic, Bojan
    INTERNATIONAL JOURNAL OF ARCHITECTURAL COMPUTING, 2022, 20 (04) : 691 - 692
  • [42] Simulation of the processor array with reconfigurable bus system on the PRAM
    Lin, SS
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 1996, 19 (05) : 615 - 622
  • [43] Development of Image Recognition Processor Based on Configurable Processor
    Miyamori, Takashi
    Tanabe, Jun
    Taniguchi, Yasuhiro
    Furukawa, Kenji
    Kozakaya, Tatsuo
    Nakai, Hiroaki
    Miyamoto, Yukimasa
    Maeda, Ken-ichi
    Matsui, Masataka
    JOURNAL OF ROBOTICS AND MECHATRONICS, 2005, 17 (04) : 437 - 446
  • [44] Simulation of the processor array with reconfigurable bus system on the PRAM
    Natl Taiwan Normal Univ, Taipei, Taiwan
    J Chin Inst Eng Trans Chin Inst Eng Ser A, 5 (615-622):
  • [45] RISC SYSTEM/6000 PROCESSOR ARCHITECTURE
    GROVES, RD
    OEHLER, R
    MICROPROCESSORS AND MICROSYSTEMS, 1990, 14 (06) : 357 - 366
  • [46] FPGA implementation of RISC-based memory-centric processor architecture
    Efnusheva D.
    International Journal of Advanced Computer Science and Applications, 2019, 10 (09): : 6 - 17
  • [47] A Programmable Hyper-Dimensional Processor Architecture for Human-Centric IoT
    Datta, Sohum
    Antonio, Ryan A. G.
    Ison, Aldrin R. S.
    Rabaey, Jan M.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2019, 9 (03) : 439 - 452
  • [48] FPGA Implementation of RISC-based Memory-centric Processor Architecture
    Efnusheva, Danijela
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2019, 10 (09) : 6 - 17
  • [49] Tensor-Centric Processor Architecture for Applications in Advanced Driver Assistance Systems
    Lin, Yu-Sheng
    Chen, Wei-Chao
    Chen, Trista Pei-Chun
    2021 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2021,
  • [50] Design of Processor in Memory with RISC-modified Memory-Centric Architecture
    Efnusheva, Danijela
    Tentov, Aristotel
    CYBERNETICS AND MATHEMATICS APPLICATIONS IN INTELLIGENT SYSTEMS, CSOC2017, VOL 2, 2017, 574 : 70 - 81
12345