A bus architecture centric configurable processor system

被引:2
|
作者
Winegarden, S [1 ]
机构
[1] Triscend Corp, Mt View, CA USA
关键词
D O I
10.1109/CICC.1999.777359
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A matrix of configurable logic is implemented with a dedicated internal system bus extending throughout, linking user-designed slaves with an embedded processor system. This complete, yet open, system on a chip is designed for soft extension of the hardware by an application developer. A structure was developed that provides a simple user interface yet reliably delivers design performance after being integrated throughout programmable logic.
引用
收藏
页码:627 / 630
页数:4
相关论文
共 50 条
  • [31] Advanced microprocessor bus architecture (AMBA) bus system
    Weiss, R
    ELECTRONIC DESIGN, 2001, 49 (05) : 114 - 115
  • [33] Configurable Fault-Tolerance for a Configurable VLIW Processor
    Anjam, Fakhar
    Wong, Stephan
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2013, 7806 : 167 - 178
  • [34] Architecture of system for configurable GIS data compression
    Komzak, J
    Slavik, P
    WSCG'2002, POSTERS, CONFERENCE PROCEEDINGS, 2002, : 25 - 28
  • [35] Multi-Mode Bus Coupling Architecture of Superconducting Quantum Processor
    赵昌昊
    何永成
    耿霄
    何楷泳
    戴根婷
    刘建设
    陈炜
    Chinese Physics Letters, 2023, 40 (01) : 5 - 16
  • [36] Multi-Mode Bus Coupling Architecture of Superconducting Quantum Processor
    Zhao, Changhao
    He, Yongcheng
    Geng, Xiao
    He, Kaiyong
    Dai, Genting
    Liu, Jianshe
    Chen, Wei
    CHINESE PHYSICS LETTERS, 2023, 40 (01)
  • [37] A Unified Configurable Architecture for Human-Centric Business Process Management Application in SMEs
    Ao, Yintai
    Xiao, Xuejian
    Song, Bin
    2009 IEEE ASIA-PACIFIC SERVICES COMPUTING CONFERENCE (APSCC 2009), 2009, : 257 - 262
  • [38] From a Family of State-Centric PAIS to a Configurable and Parameterized Business Process Architecture
    Rulle, Andreas
    Siegeris, Juliane
    BUSINESS PROCESS MANAGEMENT, BPM 2014, 2014, 8659 : 333 - 348
  • [39] Verification of configurable processor cores
    Puig-Medina, M
    Ezer, G
    Konas, P
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 426 - 431
  • [40] Xtensa: A configurable and extensible processor
    Gonzalez, RE
    IEEE MICRO, 2000, 20 (02) : 60 - 70