Electron Trap Transformation Under Positive-Bias Temperature Stressing

被引:13
|
作者
Gao, Y. [1 ]
Ang, D. S. [1 ]
Bersuker, G. [2 ]
Young, C. D. [2 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
[2] SEMATECH, Austin, TX 78741 USA
关键词
Bias temperature instability (BTI); electron traps; high-k/metal gate stack; oxide-trapped charge; GATE; RELAXATION; HFO2;
D O I
10.1109/LED.2013.2242041
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Electron detrapping in the TiN/HfO2 gate n-MOSFET under dynamic positive-bias temperature instability (PBTI) is examined. Similar to hole detrapping under dynamic negative-bias temperature instability (NBTI), electron detrapping per relaxation cycle is a constant under a low oxide stress field (similar to 5.5 MV/cm), independent of the number of times the transistor is stressed and relaxed, and it progressively decreases with the number of stress/relaxation cycles at a higher oxide stress field (similar to 7 MV/cm). Analysis shows that the decrease is due to a portion of the electron trap states being transformed into deeper levels, thereby increasing the emission time of the trapped electrons. However, unlike hole detrapping, the decrease in electron detrapping is not accompanied by a correlated increase in the stress-induced leakage current, and it can be reversed with a moderate negative gate voltage. These differences from NBTI suggest that distinct defects are active under PBTI.
引用
收藏
页码:351 / 353
页数:3
相关论文
共 50 条
  • [41] EFFECTS OF PULSED NEGATIVE BIAS TEMPERATURE STRESSING IN P-CHANNEL POWER VDMOSFETS
    Manic, Ivica
    Dankovic, Danijel
    Davidovic, Vojkan
    Prijic, Aneta
    Doric-Veljkovic, Snezana
    Golubovic, Snezana
    Prijic, Zoran
    Stojadinovic, Ninoslav
    FACTA UNIVERSITATIS-SERIES ELECTRONICS AND ENERGETICS, 2016, 29 (01) : 49 - 60
  • [42] Response of a single trap to AC Negative Bias Temperature Stress
    Toledano-Luque, M.
    Kaczer, B.
    Roussel, Ph. J.
    Grasser, T.
    Wirth, G. I.
    Franco, J.
    Vrancken, C.
    Horiguchi, N.
    Groeseneken, G.
    2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
  • [43] PROPERTIES OF ROOM TEMPERATURE ELECTRON TRAP IN RUTILE
    LAUER, RB
    ADDISS, RR
    GHOSH, AK
    BULLETIN OF THE AMERICAN PHYSICAL SOCIETY, 1971, 16 (03): : 306 - &
  • [44] Transformation of Holes Emission Paths under Negative Bias Temperature Stress in Deeply Scaled pMOSFETs
    Liao, Yiming
    Ji, Xiaoli
    Guo, Qiang
    Yan, Feng
    ADVANCES IN CONDENSED MATTER PHYSICS, 2015, 2015
  • [45] Positive bias temperature instability in MOSFET's
    Zhang, JF
    Eccleston, W
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (01) : 116 - 124
  • [46] Effect of interfacial excess oxygen on positive-bias temperature stress instability of self-aligned coplanar InGaZnO thin-film transistors (vol 108, 141604, 2016)
    Oh, Saeroonter
    Baeck, Ju Heyuck
    Bae, Jong Uk
    Park, Kwon-Shik
    Kang, In Byeong
    APPLIED PHYSICS LETTERS, 2016, 108 (16)
  • [47] High-Temperature Reverse-Bias Stressing of Thin Gate Oxides in Power Transistors
    Suliman, S. A.
    Awadelkarim, O. O.
    Hao, J.
    Rioux, M.
    SEMICONDUCTORS, DIELECTRICS, AND METALS FOR NANOELECTRONICS 12, 2014, 64 (08): : 45 - 52
  • [48] AN INVESTIGATION OF CORROSION ON INTEGRATED-CIRCUITS VIA PRESSURE-TEMPERATURE-HUMIDITY-BIAS STRESSING
    VANOVERLOOP, D
    IEEE TRANSACTIONS ON RELIABILITY, 1990, 39 (01) : 30 - 34
  • [49] Impact of temperature on threshold voltage instability under negative bias in ferroelectric charge trap (FEG) GaN-HEMT
    Rathaur, Shivendra K.
    Dixit, Abhisek
    Chang, Edward Yi
    APPLIED PHYSICS LETTERS, 2024, 125 (10)
  • [50] Effect of Trap Density on the Stability of SiInZnO Thin-Film Transistor under Temperature and Bias-Induced Stress
    Chong, Eugene
    Chun, Yoon Soo
    Lee, Sang Yeol
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2011, 14 (02) : H96 - H98