Electron Trap Transformation Under Positive-Bias Temperature Stressing

被引:13
|
作者
Gao, Y. [1 ]
Ang, D. S. [1 ]
Bersuker, G. [2 ]
Young, C. D. [2 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
[2] SEMATECH, Austin, TX 78741 USA
关键词
Bias temperature instability (BTI); electron traps; high-k/metal gate stack; oxide-trapped charge; GATE; RELAXATION; HFO2;
D O I
10.1109/LED.2013.2242041
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Electron detrapping in the TiN/HfO2 gate n-MOSFET under dynamic positive-bias temperature instability (PBTI) is examined. Similar to hole detrapping under dynamic negative-bias temperature instability (NBTI), electron detrapping per relaxation cycle is a constant under a low oxide stress field (similar to 5.5 MV/cm), independent of the number of times the transistor is stressed and relaxed, and it progressively decreases with the number of stress/relaxation cycles at a higher oxide stress field (similar to 7 MV/cm). Analysis shows that the decrease is due to a portion of the electron trap states being transformed into deeper levels, thereby increasing the emission time of the trapped electrons. However, unlike hole detrapping, the decrease in electron detrapping is not accompanied by a correlated increase in the stress-induced leakage current, and it can be reversed with a moderate negative gate voltage. These differences from NBTI suggest that distinct defects are active under PBTI.
引用
收藏
页码:351 / 353
页数:3
相关论文
共 50 条
  • [31] Observation of suppressed interface state relaxation under positive gate biasing of the ultrathin oxynitride gate p-MOSFET subjected to negative-bias temperature stressing
    Ang, D. S.
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (05) : 412 - 415
  • [32] Mechanism of positive-bias temperature instability in sub-1-nm TaN/HfN/HfO2 gate stack with low preexisting traps
    Sa, N
    Kang, JE
    Yang, H
    Liu, XY
    He, YD
    Han, RQ
    Ren, C
    Yu, HY
    Chan, DSH
    Kwong, DL
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (09) : 610 - 612
  • [33] Study on Interface Trap and Fixed Charge Generation under Channel Hot Carrier Stressing at Low Temperature Using Device Simulation
    Miyaki, Yohei
    Suzuki, Tatsuya
    Mitani, Yuichiro
    2023 IEEE INTERNATIONAL MEETING FOR FUTURE OF ELECTRON DEVICES, KANSAI, IMFEDK, 2023,
  • [34] Positive-Bias Temperature Instability Improvement of Poly-Si Thin-Film Transistor With HfO2 Gate Dielectric by Ammonia Plasma Treatment
    Ma, William Cheng-Yu
    Lin, Zheng-Yi
    Huang, Yao-Sheng
    Huang, Bo-Siang
    Wu, Zheng-Da
    IEEE TRANSACTIONS ON PLASMA SCIENCE, 2016, 44 (12) : 3153 - 3157
  • [35] Effects of elevated-temperature bias stressing on radiation response in power VDMOSFETs
    Stojadinovic, N
    Djoric-Veljkovic, S
    Manic, I
    Davidovic, V
    Golubovic, S
    PROCEEDINGS OF THE 2001 8TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2001, : 243 - 248
  • [36] Bias-temperature stressing analysis on the stability of an ultrathin Ta diffusion barrier
    Lim, BK
    Park, HS
    Chin, LK
    Woo, SW
    See, AKH
    Seet, CS
    Lee, TJ
    Yakovlev, NL
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2004, 22 (04): : 1844 - 1850
  • [37] Stability under Gate Bias Stressing of Amorphous Oxide Thin Film Transistors
    Niang, K. M.
    Flewitt, A. J.
    THIN FILM TRANSISTORS 13 (TFT 13), 2016, 75 (10): : 179 - 187
  • [38] Impact of Twofold Coordinated Nitrogen on the Generation of Deep-Level Hole Traps under Negative-Bias Temperature Stressing
    Gu, C. J.
    Ang, D. S.
    Teo, Z. Q.
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 11, 2011, 35 (04): : 125 - 143
  • [39] Characterization and modeling of trap number and creation time distributions under negative-bias-temperature stress
    Chiu, Jung-Piao
    Li, Chi-Wei
    Wang, Tahui
    APPLIED PHYSICS LETTERS, 2012, 101 (08)
  • [40] On the Evolution of Switching Oxide Traps in the HfO2/TiN Gate Stack Subjected to Positive- and Negative-Bias Temperature Stressing
    Gao, Y.
    Ang, D. S.
    Gu, C. J.
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 3, 2013, 53 (03): : 205 - 220