共 50 条
- [1] Low-latency Mapping Algorithm for Network-on-Chip 2017 INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS, ELECTRONICS AND CONTROL (ICCSEC), 2017, : 1203 - 1206
- [3] A Case for Low-Latency Network-on-Chip using Compression Routers 2021 29TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING (PDP 2021), 2021, : 134 - 142
- [4] WaveSync: A Low-Latency Source Synchronous Bypass Network-On-Chip Architecture 2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 241 - 248
- [5] A Low-Latency Fair-Arbiter Architecture for Network-on-Chip Switches APPLIED SCIENCES-BASEL, 2022, 12 (23):
- [6] Low-Latency Power-Efficient Adaptive Router Design for Network-on-Chip 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 287 - 291
- [8] A LOW-AREA AND LOW-LATENCY NETWORK ON CHIP 2010 23RD CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2010,
- [9] LumiNOC: A Low-latency, High-Bandwidth per Watt, Photonic Network-on-Chip 2013 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2013,
- [10] HyDMA: low-latency inter-core DMA based on a hybrid packet-circuit switching network-on-chip IEICE ELECTRONICS EXPRESS, 2016, 13 (14):