共 50 条
- [31] A low-latency parallelised and pipelined implementation of turbo decoding based on network on chip Zhang, Chaolong, 1600, Binary Information Press (10):
- [37] Scalability of Network-on-Chip Communication Architecture for 3-D Meshes 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 114 - +
- [39] Floorplanning Driven Network-on-Chip Synthesis for 3-D SoCs 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1203 - 1206