Venus: A Low-Latency, Low-Loss 3-D Hybrid Network-on-Chip for Kilocore Systems

被引:21
|
作者
Tan, Wei [1 ]
Gu, Huaxi [1 ]
Yang, Yintang [2 ]
Wang, Kun [3 ]
Wang, Xiaolu [1 ]
机构
[1] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Shaanxi, Peoples R China
[2] Xidian Univ, Inst Microelect, Xian 710071, Shaanxi, Peoples R China
[3] Xidian Univ, Sch Comp Sci, Xian 710071, Shaanxi, Peoples R China
基金
中国国家自然科学基金;
关键词
3-D architecture; hybrid photonic-electronic; insertion loss; ONoC; WDM; POWER-EFFICIENT; BULK SILICON; INTERCONNECTION; CHALLENGES; PHOTONICS; PERFORMANCE; INTEGRATION; TOPOLOGIES; ANTENNAS; SWITCH;
D O I
10.1109/JLT.2017.2764956
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Network on chip (NoC) with more than 1000 cores is anticipated to meet the requirements of exascale computing in the foreseeable future. As latency is one of the most critical metrics to evaluate performance for kilocore-chip, researchers recently proposed optical networks on chip (ONoCs) with multiwavelength to achieve low latency. Nevertheless, with networks scaling to kilo-cores and too many wavelengths used, waveguide crossings loss and microring resonators (MRs) pass-by loss on the critical path are increased considerably. In this paper, we propose Venus, a three-dimensional NoC architecture with multiple photonic and electrical layers. By using space division multiplexing and hybrid wavelength assignments method, Venus possesses the following two features: 1) Each core can communicate with any other one in one hop and any two clusters in different subnets can communicate with each other without any blocking, thus reducing latency greatly; and 2) the number of waveguide crossings and also the MRs passed by on the critical path is reduced, thus saving energy consumption considerably. Architectures based on 64-core, 512-core, and 1024-core are simulated respectively. Evaluation results of different synthetic traffic patterns and real applications demonstrate that Venus significantly reduces the end-to-end latency and worst case loss compared to previous proposals.
引用
收藏
页码:5448 / 5455
页数:8
相关论文
共 50 条
  • [21] Virtual Channel and Switch Allocation for Low latency Network-on-Chip Routers
    Monemi, Alireza
    Ooi, Chia Yee
    Marsono, Muhammad Nadzir
    2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 234 - 234
  • [22] Low Latency Network-on-Chip Router Using Static Straight Allocator
    Monemi, Alireza
    Ooi, Chia Yee
    Palesi, Maurizio
    Marsono, Muhammad Nadzir
    2016 3RD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, COMPUTER, AND ELECTRICAL ENGINEERING (ICITACEE), 2016, : 2 - 9
  • [23] A 76.8 GB/s 46 mW Low-latency Network-on-Chip for Real-time Object Recognition Processor
    Kim, Kwanho
    Kim, Joo-Young
    Lee, Seungjin
    Kim, Minsu
    Yoo, Hoi-Jun
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 189 - 192
  • [24] Looknoc: A low-loss, non-blocking, scalable passive optical interconnect network-on-chip architecture
    Junyong D.
    Haoyue W.
    Jiaying L.
    Rui S.
    Xinchuang L.
    Journal of China Universities of Posts and Telecommunications, 2021, 28 (01): : 94 - 106
  • [25] NPFONoC: A Low-loss, Non-blocking, Scalable Passive Optical Interconnect Network-on-Chip Architecture
    Deng, Junyong
    Wu, Haoyue
    Shan, Rui
    Fu, Yiwen
    Liu, Xinchuang
    Wang, Ping
    2019 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2019, : 1443 - 1448
  • [26] LOOKNoC: a low-loss, non-blocking, scalable passive optical interconnect network-on-chip architecture
    Deng Junyong
    Wu Haoyue
    Luo Jiaying
    Shan Rui
    Liu Xinchuang
    The Journal of China Universities of Posts and Telecommunications, 2021, 28 (01) : 94 - 106
  • [27] Low Latency Network-on-Chip Router Microarchitecture Using Request Masking Technique
    Monemi, Alireza
    Ooi, Chia Yee
    Marsono, Muhammad Nadzir
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2015, 2015
  • [28] Partially Adaptive Look-Ahead Routing for Low Latency Network-on-Chip
    Najib, Nadera
    Monemi, Alireza
    Marsono, Muhammad Nadzir
    2014 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED), 2014,
  • [29] Low-overhead Routing Algorithm for 3D Network-on-Chip
    Ben Ahmed, Akram
    Ben Abdallah, Abderazek
    2012 THIRD INTERNATIONAL CONFERENCE ON NETWORKING AND COMPUTING (ICNC 2012), 2012, : 23 - 32
  • [30] A practical low-latency router architecture with wing channel for on-chip network
    Lai, Mingche
    Gao, Lei
    Ma, Sheng
    Nong, Xiao
    Wang, Zhiying
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (02) : 98 - 109