共 50 条
- [11] Tree-Model Based Mapping for Energy-Efficient and Low-Latency Network-on-Chip PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 189 - 192
- [13] The design and implementation of a low-latency on-chip network ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 164 - 169
- [14] Low-power optical network-on-chip using low-loss multilayer silicon wire waveguide Journal of Optics, 2019, 48 : 557 - 566
- [15] Low-power optical network-on-chip using low-loss multilayer silicon wire waveguide JOURNAL OF OPTICS-INDIA, 2019, 48 (04): : 557 - 566
- [19] A Low Latency Fault Tolerant Transmission Mechanism for Network-on-Chip 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,