Venus: A Low-Latency, Low-Loss 3-D Hybrid Network-on-Chip for Kilocore Systems

被引:21
|
作者
Tan, Wei [1 ]
Gu, Huaxi [1 ]
Yang, Yintang [2 ]
Wang, Kun [3 ]
Wang, Xiaolu [1 ]
机构
[1] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Shaanxi, Peoples R China
[2] Xidian Univ, Inst Microelect, Xian 710071, Shaanxi, Peoples R China
[3] Xidian Univ, Sch Comp Sci, Xian 710071, Shaanxi, Peoples R China
基金
中国国家自然科学基金;
关键词
3-D architecture; hybrid photonic-electronic; insertion loss; ONoC; WDM; POWER-EFFICIENT; BULK SILICON; INTERCONNECTION; CHALLENGES; PHOTONICS; PERFORMANCE; INTEGRATION; TOPOLOGIES; ANTENNAS; SWITCH;
D O I
10.1109/JLT.2017.2764956
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Network on chip (NoC) with more than 1000 cores is anticipated to meet the requirements of exascale computing in the foreseeable future. As latency is one of the most critical metrics to evaluate performance for kilocore-chip, researchers recently proposed optical networks on chip (ONoCs) with multiwavelength to achieve low latency. Nevertheless, with networks scaling to kilo-cores and too many wavelengths used, waveguide crossings loss and microring resonators (MRs) pass-by loss on the critical path are increased considerably. In this paper, we propose Venus, a three-dimensional NoC architecture with multiple photonic and electrical layers. By using space division multiplexing and hybrid wavelength assignments method, Venus possesses the following two features: 1) Each core can communicate with any other one in one hop and any two clusters in different subnets can communicate with each other without any blocking, thus reducing latency greatly; and 2) the number of waveguide crossings and also the MRs passed by on the critical path is reduced, thus saving energy consumption considerably. Architectures based on 64-core, 512-core, and 1024-core are simulated respectively. Evaluation results of different synthetic traffic patterns and real applications demonstrate that Venus significantly reduces the end-to-end latency and worst case loss compared to previous proposals.
引用
收藏
页码:5448 / 5455
页数:8
相关论文
共 50 条
  • [11] Tree-Model Based Mapping for Energy-Efficient and Low-Latency Network-on-Chip
    Yang, Bo
    Xu, Thomas Canhao
    Santti, Tero
    Plosila, Juha
    PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 189 - 192
  • [12] LBNoC: Design of Low-latency Router Architecture with Lookahead Bypass for Network-on-Chip Using FPGA
    Parane, Khyamling
    Prasad, Prabhu B. M.
    Talawar, Basavaraj
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2020, 25 (01)
  • [13] The design and implementation of a low-latency on-chip network
    Mullins, Robert
    West, Andrew
    Moore, Simon
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 164 - 169
  • [14] Low-power optical network-on-chip using low-loss multilayer silicon wire waveguide
    Jyoti Kedia
    Anurag Sharma
    Neena Gupta
    Journal of Optics, 2019, 48 : 557 - 566
  • [15] Low-power optical network-on-chip using low-loss multilayer silicon wire waveguide
    Kedia, Jyoti
    Sharma, Anurag
    Gupta, Neena
    JOURNAL OF OPTICS-INDIA, 2019, 48 (04): : 557 - 566
  • [16] A Low Energy Network-on-Chip Fabric for 3-D Multi-Core Architectures
    Nandakumar, Vivek S.
    Marek-Sadowska, Malgorzata
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2012, 2 (02) : 266 - 277
  • [17] A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks
    Jiang, Guoyue
    Li, Zhaolin
    Wang, Fang
    Wei, Shaojun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (04) : 664 - 677
  • [18] A Bio-Inspired Hybrid Thermal Management Approach for 3-D Network-on-Chip Systems
    Dash, Ranjita
    Risco-Martin, Jose L.
    Turuk, Ashok Kumar
    Ayala, Jose L.
    Pangracious, Vinod
    Majumdar, Amartya
    IEEE TRANSACTIONS ON NANOBIOSCIENCE, 2017, 16 (08) : 727 - 743
  • [19] A Low Latency Fault Tolerant Transmission Mechanism for Network-on-Chip
    Huang, Letian
    Lin, Xinxin
    Wang, Junshi
    Li, Qiang
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
  • [20] A bypass-based low latency network-on-chip router
    Guo, Peng
    Liu, Qingbin
    Chen, Ruizhi
    Yang, Lei
    Wang, Donglin
    IEICE ELECTRONICS EXPRESS, 2019, 16 (04) : 1 - 12