A Simplified Calibration Technique for Pipelined ADCs using Reference Tapering

被引：0

作者：

Flowers, David ^{[1
]}

Dyer, Kenneth ^{[2
]}

Patel, Darshinee ^{[1
]}

Shah, Pritesh ^{[1
]}

Shah, Tapan ^{[1
]}

Heedley, Peny ^{[1
]}

Matthews, Thomas ^{[1
]}

机构：

[1] Calif State Univ Sacramento, Dept Elect & Elect Engn, Sacramento, CA 95819 USA

[2] Akros Silicon, Sacramento, CA USA

来源：

2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2008年

关键词：

D O I：

10.1109/MWSCAS.2008.4616950

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A new calibration method applicable to pipelined analog-to-digital converters (ADCs) is introduced. The concept of reference tapering is presented as a simplification of a previous method. Behavioral modeling results verify that this simple method is a viable alternative for increasing the performance of ADCs fabricated in deep-submicron processes. For low amplifier gains, simulations show an improvement of as much as 2 effective bits over an un-calibrated pipeline ADC : A prototype chip based on an existing design is currently being implemented as a proof-of-concept of this new invention. Details of this new design are presented.

引用

页码：918 / +

页数：2

共 50 条

[31] Calibration of weight-error for pipelined ADCs
Jia, Hua-Yu
Liu, Li
Zhang, Jian-Guo
Guangxue Jingmi Gongcheng/Optics and Precision Engineering, 2014, 22 (11): : 3114 - 3121
[32] A Comprehensive Digital Calibration for Pipelined ADCs Using Cascaded Nonlinearity Correction
Xiang, Yuguo
Zhou, Dayan
Song, Minjia
Zhai, Danfeng
Lan, Jingchao
Ren, Junyan
Ye, Fan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024,
[33] Digital nonlinearity calibration for pipelined ADCs using sampling capacitors splitting
Fan Chaojie
Lu Yuxiao
Wang Ke
Zhou Jianjun
IEICE ELECTRONICS EXPRESS, 2014, 11 (13):
[34] Digital background calibration technique for pipelined SAR ADCs with detect-and-switching algorithm
Zhang, Lizhen
Han, Shanshan
Huang, Linlin
Wu, Jianhui
ELECTRONICS LETTERS, 2020, 56 (11) : 533 - 535
[35] Fast split background calibration for pipelined ADCs enabled by slope mismatch averaging technique
Adel, H.
Louerat, M. -M.
Sabut, M.
ELECTRONICS LETTERS, 2012, 48 (06) : 318 - 319
[36] Transfer characteristic shift technique for full input range in pipelined ADCs with background calibration
Ning, Ning
Sui, Zhiling
Chen, Hua
Xu, Shuangheng
Zhang, Jun
Zheng, Jie
Wu, Shuangyi
Yu, Qi
PRZEGLAD ELEKTROTECHNICZNY, 2012, 88 (11A):
[37] A blind calibration technique to correct memory errors in amplifier-sharing pipelined ADCs
Seo, Munkyo
Joshi, Sopan
Young, Ian A.
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3610 - +
[38] Background Calibration for Bit Weights in Pipelined ADCs Using Adaptive Dither Windows
Sun, Jie
Ding, Xin
Yan, Chenggang
Liu, Weiqiang
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (06) : 1783 - 1787
[39] Homogeneity Enforced Calibration of Stage Nonidealities for Pipelined ADCs
Wagner, Matthias
Lang, Oliver
Bauernfeind, Thomas
Huemer, Mario
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (04) : 1286 - 1290
[40] A fast combination calibration of foreground and background for pipelined ADCs
孙可旭
何乐年
半导体学报, 2012, (06) : 84 - 94

← 1 2 3 4 5 →