A Simplified Calibration Technique for Pipelined ADCs using Reference Tapering

被引：0

作者：

Flowers, David ^{[1
]}

Dyer, Kenneth ^{[2
]}

Patel, Darshinee ^{[1
]}

Shah, Pritesh ^{[1
]}

Shah, Tapan ^{[1
]}

Heedley, Peny ^{[1
]}

Matthews, Thomas ^{[1
]}

机构：

[1] Calif State Univ Sacramento, Dept Elect & Elect Engn, Sacramento, CA 95819 USA

[2] Akros Silicon, Sacramento, CA USA

来源：

2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2008年

关键词：

D O I：

10.1109/MWSCAS.2008.4616950

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A new calibration method applicable to pipelined analog-to-digital converters (ADCs) is introduced. The concept of reference tapering is presented as a simplification of a previous method. Behavioral modeling results verify that this simple method is a viable alternative for increasing the performance of ADCs fabricated in deep-submicron processes. For low amplifier gains, simulations show an improvement of as much as 2 effective bits over an un-calibrated pipeline ADC : A prototype chip based on an existing design is currently being implemented as a proof-of-concept of this new invention. Details of this new design are presented.

引用

页码：918 / +

页数：2

共 50 条

[41] New digital background calibration method for pipelined ADCs
Zia, Ehsan
Farshidi, Ebrahim
Kosarian, Abdolnabi
COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2020, 39 (04) : 871 - 884
[42] Digital background calibration in pipelined ADCs using commutated feedback capacitor switching
Sun, Nan
Lee, Hae-Seung
Ham, Donhee
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (09) : 877 - 881
[43] A fast combination calibration of foreground and background for pipelined ADCs
Sun Kexu
He Lenian
JOURNAL OF SEMICONDUCTORS, 2012, 33 (06)
[44] At Speed Digital Gain Error Calibration of Pipelined ADCs
Ravi, Chithira
Sarma, Vineeth
Sahoo, Bibhudatta
2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
[45] An Efficient DAC and Interstage Gain Error Calibration Technique for Multi-bit Pipelined ADCs
Ding, Li
Sin, Sai-Weng
U, Seng-Pan
Martins, R. P.
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 208 - 211
[46] A Background Gain-Calibration Technique for Low Voltage Pipelined ADCs Based on Nonlinear Interpolation
Ding, Li
Sin, Sai-Weng
Seng-Pan, U.
Martins, R. P.
2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 665 - 668
[47] A Digital Background Calibration Scheme for Pipelined ADCs Using Multiple-Correlation Estimation
Wu, Meng-Shuan
Hong, Hao-Chiao
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
[48] Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators
Sun, Jie
Zhang, Minglei
Qiu, Lei
Wu, Jianhui
Liu, Weiqiang
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (04) : 1074 - 1078
[49] A Fast Correlation Based Background Digital Calibration for Pipelined ADCs
Yan, Chuan-Ping
Li, Guang-Jun
Li, Qiang
2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 579 - 582
[50] Digital Calibration Techniques for Interstage Gain Nonlinearity in Pipelined ADCs
Fan, Chaojie
Pan, Wenjie
Wang, Ke
Zhou, Jianjun
2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,

← 1 2 3 4 5 →