A Simplified Calibration Technique for Pipelined ADCs using Reference Tapering

被引：0

作者：

Flowers, David ^{[1
]}

Dyer, Kenneth ^{[2
]}

Patel, Darshinee ^{[1
]}

Shah, Pritesh ^{[1
]}

Shah, Tapan ^{[1
]}

Heedley, Peny ^{[1
]}

Matthews, Thomas ^{[1
]}

机构：

[1] Calif State Univ Sacramento, Dept Elect & Elect Engn, Sacramento, CA 95819 USA

[2] Akros Silicon, Sacramento, CA USA

来源：

2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2008年

关键词：

D O I：

10.1109/MWSCAS.2008.4616950

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A new calibration method applicable to pipelined analog-to-digital converters (ADCs) is introduced. The concept of reference tapering is presented as a simplification of a previous method. Behavioral modeling results verify that this simple method is a viable alternative for increasing the performance of ADCs fabricated in deep-submicron processes. For low amplifier gains, simulations show an improvement of as much as 2 effective bits over an un-calibrated pipeline ADC : A prototype chip based on an existing design is currently being implemented as a proof-of-concept of this new invention. Details of this new design are presented.

引用

页码：918 / +

页数：2

共 50 条

[21] A Split-Based Digital Background Calibration Technique in Pipelined ADCs
Hung, Li-Han
Lee, Tai-Cheng
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 855 - 859
[22] DIGITAL BACKGROUND CALIBRATION FOR PIPELINED ADCS
Shi, Kun
Redfern, Arthur J.
2013 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2013, : 2766 - 2769
[23] Digital calibration techniques for pipelined ADCs
Kim, J
Song, Y
Kim, B
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (12) : 3433 - 3435
[24] Error correction in pipelined ADCs using arbitrary radix calibration
Savla, A
Leonard, J
Ravindran, A
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 157 - 162
[25] A background calibration technique for multibit/stage pipelined and time-interleaved ADCs
El-Sankary, Kamal
Sawan, Mohamad
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (06) : 448 - 452
[26] A Calibration Technique for Pipelined ADCs Using Self-Measurement and Histogram-Based Test Methods
Moosazadeh, Tohid
Yavari, Mohammad
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (09) : 826 - 830
[27] Simplified Volterra Series Based Background Calibration for High Speed High Resolution Pipelined ADCs
Huang, Guanzhong
Peng, Bei
Zhu, Anding
2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
[28] A digital processor for full calibration of pipelined ADCs
Fardad, Mohammad
Frounchi, Javad
Karimian, Ghader
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 70 (03) : 347 - 356
[29] An Overview of Digital Calibration Techniques for Pipelined ADCs
Sahoo, Bibhudatta
2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 1061 - 1064
[30] A digital processor for full calibration of pipelined ADCs
Mohammad Fardad
Javad Frounchi
Ghader Karimian
Analog Integrated Circuits and Signal Processing, 2012, 70 : 347 - 356

← 1 2 3 4 5 →