H.264/AVC Hardware Encoders and Low-Power Features

被引：0

作者：

Nguyen, Ngoc-Mai ^{[1
]}

Beigne, Edith ^{[1
]}

Lesecq, Suzanne ^{[1
]}

Duy-Hieu Bui ^{[2
]}

Nam-Khanh Dang ^{[2
]}

Xuan-Tu Tran ^{[2
]}

机构：

[1] CEA Grenoble, LETI, F-38054 Grenoble, France

[2] VNU Univ Engn & Technol, Hanoi, Vietnam

来源：

2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS) | 2014年

关键词：

H.264; encoder; HW architecture; power feature; ARCHITECTURE DESIGN;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Because of significant bit rate reduction in comparison to the previous video compression standards, the H.264/AVC has been successfully used in a wide range of applications. In hardware design for H.264/AVC video encoders, power reduction is currently a tremendous challenge. This paper presents a survey of different H.264/AVC hardware encoders focusing on power features and power reduction techniques to be applied. A new H.264/AVC hardware encoder, named VENGME, is proposed. This low power encoder is a four-stage architecture with memory access reduction, in which, each module has been optimized The actual total power consumption, estimated at RTL level, is 19.1m W.

引用

页码：77 / 80

页数：4

共 50 条

[21] Fast algorithm and architecture design of low-power integer motion estimation for H.264/AVC
Chen, Tung-Chien
Chen, Yu-Han
Tsai, Sung-Fang
Chien, Shao-Yi
Chen, Liang-Gee
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (05) : 568 - 577
[22] An hardware efficient deblocking filter for H.264/AVC
Cheng, CC
Chang, TS
ICCE: 2005 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2005, : 235 - 236
[23] A hardware accelerator for H.264/AVC motion compensation
Tseng, HC
Chang, CR
Lin, YL
2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 214 - 219
[24] Selective Intra Prediction Mode Decision for H.264/AVC Encoders
Park, Jun Sung
Song, Hyo Jung
PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 13, 2006, 13 : 51 - 55
[25] A Hardware Efficient Implementation of Chroma Interpolator for H.264 Encoders
Wang, Teng
Zhao, Lei
Hu, Ziyi
Xie, Zheng
Wang, Xin'an
2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
[26] Design a Low-Power H.264/AVC Baseline Decoder at All Abstraction Levels-A Showcase
Xu, Ke
Zhang, Min
Choy, Chiu Sing
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2012, 67 (03): : 317 - 330
[27] Optimization of motion estimation hardware using charged system optimization with low power multipliers for H.264 encoders
Vigneash, L.
Marimuthu, C. N.
CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (Suppl 5): : 10669 - 10677
[28] Architecture design of low-power motion estimation based on DHS-NPDS for H.264/AVC
CHEN YunBi 1
2 Staff room of Electronic and Technology
ScienceChina(InformationSciences), 2012, 55 (10) : 2234 - 2242
[29] A Low-Power Hybrid Video Recording System with H.264/AVC and Light-Weight Compression
Kim, Hyun
Rhee, Chae Eun
Lee, Hyuk-Jae
CONFERENCE RECORD OF THE 2014 FORTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2014, : 2160 - 2162
[30] A High-Performance Low-Power H.264/AVC Video Decoder Accelerator for Embedded Systems
Kuo, Huang-Chih
Chen, Jian-Wen
Lin, Youn-Long
2009 IEEE/ACM/IFIP 7TH WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2009, : 1 - 8

← 1 2 3 4 5 →