H.264/AVC Hardware Encoders and Low-Power Features

被引：0

作者：

Nguyen, Ngoc-Mai ^{[1
]}

Beigne, Edith ^{[1
]}

Lesecq, Suzanne ^{[1
]}

Duy-Hieu Bui ^{[2
]}

Nam-Khanh Dang ^{[2
]}

Xuan-Tu Tran ^{[2
]}

机构：

[1] CEA Grenoble, LETI, F-38054 Grenoble, France

[2] VNU Univ Engn & Technol, Hanoi, Vietnam

来源：

2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS) | 2014年

关键词：

H.264; encoder; HW architecture; power feature; ARCHITECTURE DESIGN;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Because of significant bit rate reduction in comparison to the previous video compression standards, the H.264/AVC has been successfully used in a wide range of applications. In hardware design for H.264/AVC video encoders, power reduction is currently a tremendous challenge. This paper presents a survey of different H.264/AVC hardware encoders focusing on power features and power reduction techniques to be applied. A new H.264/AVC hardware encoder, named VENGME, is proposed. This low power encoder is a four-stage architecture with memory access reduction, in which, each module has been optimized The actual total power consumption, estimated at RTL level, is 19.1m W.

引用

页码：77 / 80

页数：4

共 50 条

[31] H.264/AVC Video Codec Technology for High-Image-Quality and Low-Power Applications
Morioka, Kiyonori
FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2013, 49 (01): : 59 - 63
[32] H.264/AVC video codec technology for high-image-quality and low-power applications
Morioka, K., 2013, Fujitsu Ltd (49):
[33] Architecture design of low-power motion estimation based on DHS-NPDS for H.264/AVC
YunBi Chen
ZhengDong Li
Li Guo
JinSheng Xie
Long Zhao
Science China Information Sciences, 2012, 55 : 2234 - 2242
[34] Algorithmic/architectural design for H.264/MPEG-4 AVC low-power video codec
Melani, M
Fanucci, L
Saponara, S
2005 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 183 - 186
[35] Architecture design of low-power motion estimation based on DHS-NPDS for H.264/AVC
Chen YunBi
Li ZhengDong
Guo Li
Xie JinSheng
Zhao Long
SCIENCE CHINA-INFORMATION SCIENCES, 2012, 55 (10) : 2234 - 2242
[36] Optimization of motion estimation hardware using charged system optimization with low power multipliers for H.264 encoders
L. Vigneash
C. N. Marimuthu
Cluster Computing, 2019, 22 : 10669 - 10677
[37] Low Power H.264/AVC Intra Prediction for Image Processing
Ren, Guo-yan
Lie, Jian-jun
FUZZY INFORMATION AND ENGINEERING, VOLUME 2, 2009, 62 : 423 - +
[38] A hardware architecture for intra-prediction of H.264/AVC
Lee, SJ
Kim, CG
Kim, MS
Kim, SD
ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 222 - 228
[39] Efficient hardware implementation for H.264/AVC motion estimation
Bojnordi, Mahdi Nazm
Semsarzadeh, Mehdi
Hashemi, Mahmoud Reza
Fatemi, Omid
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1749 - +
[40] An efficient hardware design for HDTV H.264/AVC encoder
Liang WEI 1
Frontiers of Information Technology & Electronic Engineering, 2011, (06) : 499 - 506

← 1 2 3 4 5 →