H.264/AVC Hardware Encoders and Low-Power Features

被引：0

作者：

Nguyen, Ngoc-Mai ^{[1
]}

Beigne, Edith ^{[1
]}

Lesecq, Suzanne ^{[1
]}

Duy-Hieu Bui ^{[2
]}

Nam-Khanh Dang ^{[2
]}

Xuan-Tu Tran ^{[2
]}

机构：

[1] CEA Grenoble, LETI, F-38054 Grenoble, France

[2] VNU Univ Engn & Technol, Hanoi, Vietnam

来源：

2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS) | 2014年

关键词：

H.264; encoder; HW architecture; power feature; ARCHITECTURE DESIGN;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Because of significant bit rate reduction in comparison to the previous video compression standards, the H.264/AVC has been successfully used in a wide range of applications. In hardware design for H.264/AVC video encoders, power reduction is currently a tremendous challenge. This paper presents a survey of different H.264/AVC hardware encoders focusing on power features and power reduction techniques to be applied. A new H.264/AVC hardware encoder, named VENGME, is proposed. This low power encoder is a four-stage architecture with memory access reduction, in which, each module has been optimized The actual total power consumption, estimated at RTL level, is 19.1m W.

引用

页码：77 / 80

页数：4

共 50 条

[41] An efficient hardware design for HDTV H.264/AVC encoder
Wei, Liang
Ding, Dan-dan
Du, Juan
Yu, Bin-bin
Yu, Lu
JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS, 2011, 12 (06): : 499 - 506
[42] On hardware implementations of DCT and quantization blocks for H.264/AVC
Kordasiewicz, Roman
Shirani, Shahram
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2007, 47 (02): : 93 - 102
[43] On Hardware Implementations Of DCT and Quantization Blocks for H.264/AVC
Roman Kordasiewicz
Shahram Shirani
The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2007, 47 : 93 - 102
[44] A pipelined hardware architecture of deblocking filter in H.264/AVC
Chen, Qing
Zheng, Wei
Fang, Jian
Luo, Kai
Shi, Bing
Zhang, Ming
Zhang, Xianmin
2008 THIRD INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA, VOLS 1-3, 2008, : 774 - +
[45] SPEED CONTROL FOR A HARDWARE BASED H.264/AVC ENCODER
Rhee, Chae Eun
Jung, Jin-Su
Lee, Hyuk-Jae
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 205 - 208
[46] Hardware architecture design of CABAC codec for H.264/AVC
Li, Lingfeng
Song, Yang
Ikenaga, Takeshi
Goto, Satoshi
2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 248 - +
[47] Optimized Hardware Implementation for Forward Quantization of H.264/AVC
Ruiz, G. A.
Michell, J. A.
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 72 (01): : 35 - 41
[48] On hardware implementations of DCT and quantization blocks for H.264/AVC
Kordasiewicz, Roman
Shirani, Shahram
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2007, 47 (03): : 189 - 199
[49] On Hardware Implementations Of DCT and Quantization Blocks for H.264/AVC
Roman Kordasiewicz
Shahram Shirani
The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2007, 47 : 189 - 199
[50] A Novel Hardware Architecture of Deblocking Filter in H.264/AVC
Ayadi, Lella Aicha
Dammak, Taheni
Loukil, Hassen
Masmoudi, Nouri
14TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL & COMPUTER ENGINEERING STA 2013, 2013, : 474 - 479

← 1 2 3 4 5 →