A Novel High-Speed Low-Power Binary Signed-Digit Adder

被引：0

作者：

Timarchi, Somayeh ^{[1
]}

Ghayour, Parham ^{[1
]}

Shahbahrami, Asadollah ^{[2
]}

机构：

[1] Shahid Beheshti Univ, Dept Elect & Comp Engn, Tehran, Iran

[2] Univ Guilan, Dept Comp Engn, Rasht, Iran

来源：

2012 16TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS) | 2012年

关键词：

Redundant addition; binary signed digit number system; high-speed low-power arithmetic; FPGA; VLSI;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Addition is one of the most important arithmetic operations in digital computation. Optimization of adders' speed, power, and area is a challenging task. To this end, redundant number system has been proposed in the literatures. In this paper, we propose a new redundant binary signed-digit adder that not only utilizes specific encoding for the input operands, but also uses a new efficient adder structure. Using this technique we can generate low power signed digit adders that perform fast additions. The comparisons show delay, power and area reduction both on FPGA and Synopsys Design Vision tool.

引用

页码：70 / 74

页数：5

共 50 条

[41] One-step optical negabinary and modified signed-digit adder
Zhang, SQ
Karim, MA
OPTICS AND LASER TECHNOLOGY, 1998, 30 (3-4): : 193 - 198
[42] Compact signed-digit adder using multiple-valued logic
Gonzalez, AF
Mazumder, P
SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 96 - 113
[43] Design and synthesis of a carry-free signed-digit decimal adder
Moskal, John
Oruklu, Erdal
Sanfie, Jafar
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1089 - 1092
[44] A Survey on Different Modules of Low-Power High-Speed Hybrid Full Adder Circuits
Saraswat, Vivek
Kumar, Ankur
Pal, Pratosh Kumar
Nagaria, R. K.
2017 4TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS (UPCON), 2017, : 323 - 328
[45] An alternative logic approach to implement high-speed low-power full adder cells
Aguirre, M
Linares, M
SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2005, : 166 - 171
[46] Binary signed-digit integers and the Stern diatomic sequence
Monroe, Laura
DESIGNS CODES AND CRYPTOGRAPHY, 2021, 89 (12) : 2653 - 2662
[47] A Novel high-speed low power 9T full adder
Kumar, Sreeja S.
Rakesh, S.
MATERIALS TODAY-PROCEEDINGS, 2020, 24 : 1882 - 1889
[48] Using signed digit arithmetic for low-power multiplication
Crookes, D.
Jiang, M.
ELECTRONICS LETTERS, 2007, 43 (11) : 613 - 614
[49] Reliable Binary Signed Digit Number adder design
Kharbash, F.
Chaudhry, G. M.
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 479 - +
[50] High Performance Signed-Digit Decimal Adders
Rebacz, Jeff
Oruklu, Erdal
Saniie, Jafar
2009 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2009, : 249 - 253

← 1 2 3 4 5 →