Demonstration of scaled Ge p-channel FinFETs integrated on Si

被引：0

作者：

van Dal, M. J. H. ^{[1
]}

Vellianitis, G. ^{[1
]}

Doornbos, G. ^{[1
]}

Duriez, B. ^{[1
]}

Shen, T. M. ^{[2
]}

Wu, C. C. ^{[2
]}

Oxland, R. ^{[1
]}

Bhuwalka, K. ^{[1
]}

Holland, M. ^{[1
]}

Lee, T. L. ^{[2
]}

Wann, C. ^{[2
]}

Hsieh, C. H. ^{[3
]}

Lee, B. H. ^{[3
]}

Yin, K. M. ^{[3
]}

Wu, Z. Q. ^{[2
]}

Passlack, M. ^{[1
]}

Diaz, C. H. ^{[2
]}

机构：

[1] TSMC R&D, Kapeldreef 75, B-3001 Leuven, Belgium

[2] TSMC R&D, Hsinchu 30844, Taiwan

[3] TSMC QRA, Hsinchu 30077, Taiwan

来源：

2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2012年

关键词：

FIELD; PERFORMANCE; TEMPERATURE; PMOSFETS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report the first demonstration of scaled Ge p-channel FinFET devices fabricated on a Si bulk FinFET baseline using the Aspect-Ratio-Trapping (ART) technique [1]. Excellent subthreshold characteristics (long-channel subthreshold swing SS=76mV/dec at 0.5V), good SCE control and high transconductance (1.2 mS/mu m at 1V, 1.05 mS/mu m at 0.5V) are achieved. The Ge FinFET presented in this work exhibits highest g(m)/SS at V-dd=1V reported for non-planar unstrained Ge pFETs to date.

引用

页数：4

共 50 条

[31] Novel Aluminum Segregation at NiSi/p+-Si Source/Drain Contact for Drive Current Enhancement in P-Channel FinFETs
Sinha, Mantavya
Lee, Rinus Tek Po
Tan, Kian-Ming
Lo, Guo-Qiang
Chor, Eng Fong
Yeo, Yee-Chia
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (01) : 85 - 87
[32] The demonstration of D-SMT stressor on Si and Ge n-FinFETs
Liao, M-H.
Chen, P. G.
Huang, S. C.
Kao, S. C.
Hung, C. X.
Liu, K. H.
Lien, C.
Liu, C. Y.
2014 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TECHNOLOGY): DIGEST OF TECHNICAL PAPERS, 2014,
[33] Hole transport in p-channel Si MOSFETs
Krishnan, S
Vasileska, D
Fischetti, MV
MICROELECTRONICS JOURNAL, 2005, 36 (3-6) : 323 - 326
[34] Investigation of the Integration of Strained Ge Channel with Si-Based FinFETs
Xu, Buqing
Wang, Guilei
Du, Yong
Miao, Yuanhao
Wu, Yuanyuan
Kong, Zhenzhen
Su, Jiale
Li, Ben
Yu, Jiahan
Radamson, Henry H.
NANOMATERIALS, 2022, 12 (09)
[35] Indication of velocity overshoot in strained Si0.8Ge0.2 p-channel MOSFETs
Kaya, S
Zhao, YP
Watling, JR
Asenov, A
Barker, JR
Ansaripour, G
Braithwaite, G
Whall, TE
Parker, EHC
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2000, 15 (06) : 573 - 578
[36] The DIBL Effect of SOI p-channel FinFETs under Various SDE Lengths
Wang, Mu-Chun
Huang, Wen-Yang
Lin, Jia-Hong
Tuan, Fu-Yuan
Liao, Yu-Tsung
Lan, Wen-How
2017 6TH INTERNATIONAL SYMPOSIUM ON NEXT GENERATION ELECTRONICS (ISNE), 2017,
[37] Impact of self-heating effects on nanoscale Ge p-channel Fin FETs with Si substrate
Longxiang YIN
Lei SHEN
Hai JIANG
Gang DU
Xiaoyan LIU
ScienceChina(InformationSciences), 2018, 61 (06) : 173 - 181
[38] p-channel Ge/Si hetero-nanocrystal based MOSFET memory and its logic array
Yang, Hongguan
Shi, Yi
Lu, Jin
Pu, Lin
Shen, Bo
Zhang, Rong
Zheng, Youdou
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2004, 25 (02): : 179 - 184
[39] Hot-carrier effects in p-channel modified Schottky-barrier FinFETs
Lin, CP
Tsui, BY
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (06) : 394 - 396
[40] Performances under saturation operation of p-channel FinFETs on SOI substrates at cryogenic temperature
Achour, H.
Cretu, B.
Routoure, J. -M.
Carin, R.
Benfdila, A.
Simoen, E.
Claeys, C.
2014 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), 2014, : 181 - 184

← 1 2 3 4 5 →