Demonstration of scaled Ge p-channel FinFETs integrated on Si

被引：0

作者：

van Dal, M. J. H. ^{[1
]}

Vellianitis, G. ^{[1
]}

Doornbos, G. ^{[1
]}

Duriez, B. ^{[1
]}

Shen, T. M. ^{[2
]}

Wu, C. C. ^{[2
]}

Oxland, R. ^{[1
]}

Bhuwalka, K. ^{[1
]}

Holland, M. ^{[1
]}

Lee, T. L. ^{[2
]}

Wann, C. ^{[2
]}

Hsieh, C. H. ^{[3
]}

Lee, B. H. ^{[3
]}

Yin, K. M. ^{[3
]}

Wu, Z. Q. ^{[2
]}

Passlack, M. ^{[1
]}

Diaz, C. H. ^{[2
]}

机构：

[1] TSMC R&D, Kapeldreef 75, B-3001 Leuven, Belgium

[2] TSMC R&D, Hsinchu 30844, Taiwan

[3] TSMC QRA, Hsinchu 30077, Taiwan

来源：

2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2012年

关键词：

FIELD; PERFORMANCE; TEMPERATURE; PMOSFETS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report the first demonstration of scaled Ge p-channel FinFET devices fabricated on a Si bulk FinFET baseline using the Aspect-Ratio-Trapping (ART) technique [1]. Excellent subthreshold characteristics (long-channel subthreshold swing SS=76mV/dec at 0.5V), good SCE control and high transconductance (1.2 mS/mu m at 1V, 1.05 mS/mu m at 0.5V) are achieved. The Ge FinFET presented in this work exhibits highest g(m)/SS at V-dd=1V reported for non-planar unstrained Ge pFETs to date.

引用

页数：4

共 50 条

[21] Low-frequency noise characteristics in p-channel FinFETs
Lee, JS
Choi, YK
Ha, D
King, TJ
Bokor, J
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (12) : 722 - 724
[22] Identification of Si film traps in p-channel SOI FinFETs using low temperature noise spectroscopy
Achour, H.
Cretu, B.
Simoen, E.
Routoure, J. -M.
Carin, R.
Benfdila, A.
Aoulaiche, M.
Claeys, C.
SOLID-STATE ELECTRONICS, 2015, 112 : 1 - 6
[23] DEMONSTRATION OF A P-CHANNEL GAAS/ALGAAS BICFET
TAYLOR, GW
LEBBY, MS
IZABELLE, A
TELL, B
BROWNGOEBELER, K
CHANG, TY
SIMMONS, JG
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (02) : 84 - 86
[24] Simulations of Scaled Sub-100 nm Strained Si/SiGe p-Channel MOSFETs
Yang, L.
Watling, J. R.
Borici, M.
Wilkins, R. C. W.
Asenov, A.
Barker, J. R.
Roy, S.
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2003, 2 (2-4) : 363 - 368
[25] Simulations of Scaled Sub-100 nm Strained Si/SiGe p-Channel MOSFETs
L. Yang
J.R. Watling
M. Boriçi
R.C.W. Wilkins
A. Asenov
J.R. Barker
S. Roy
Journal of Computational Electronics, 2003, 2 : 363 - 368
[26] Process and characteristics of modified Schottky barrier (MSB) p-channel FinFETs
Tsui, BY
Lin, CP
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (11) : 2455 - 2462
[27] Phase Change Liner Stressor for Strain Engineering of P-Channel FinFETs
Ding, Yinjie
Cheng, Ran
Koh, Shao-Ming
Liu, Bin
Yeo, Yee-Chia
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (09) : 2703 - 2711
[28] Numerical investigation of characteristics of p-channel Ge/Si hetero-nanocrystal memory
Yang, HG
Shi, Y
Pu, L
Gu, SL
Shen, B
Han, P
Zhang, R
Zhang, YD
MICROELECTRONICS JOURNAL, 2003, 34 (01) : 71 - 75
[29] Performance characteristics of p-channel FinFETs with varied Si-fin extension lengths for source and drain contacts
Liaw, Yue-Gie
Liao, Wen-Shiang
Wang, Mu-Chun
Chen, Chii-Wen
Li, Deshi
Gu, Haoshuang
Zou, Xuecheng
SEMICONDUCTORS, 2017, 51 (12) : 1650 - 1655
[30] Performance characteristics of p-channel FinFETs with varied Si-fin extension lengths for source and drain contacts
Yue-Gie Liaw
Wen-Shiang Liao
Mu-Chun Wang
Chii-Wen Chen
Deshi Li
Haoshuang Gu
Xuecheng Zou
Semiconductors, 2017, 51 : 1650 - 1655

← 1 2 3 4 5 →