Demonstration of scaled Ge p-channel FinFETs integrated on Si

被引：0

作者：

van Dal, M. J. H. ^{[1
]}

Vellianitis, G. ^{[1
]}

Doornbos, G. ^{[1
]}

Duriez, B. ^{[1
]}

Shen, T. M. ^{[2
]}

Wu, C. C. ^{[2
]}

Oxland, R. ^{[1
]}

Bhuwalka, K. ^{[1
]}

Holland, M. ^{[1
]}

Lee, T. L. ^{[2
]}

Wann, C. ^{[2
]}

Hsieh, C. H. ^{[3
]}

Lee, B. H. ^{[3
]}

Yin, K. M. ^{[3
]}

Wu, Z. Q. ^{[2
]}

Passlack, M. ^{[1
]}

Diaz, C. H. ^{[2
]}

机构：

[1] TSMC R&D, Kapeldreef 75, B-3001 Leuven, Belgium

[2] TSMC R&D, Hsinchu 30844, Taiwan

[3] TSMC QRA, Hsinchu 30077, Taiwan

来源：

2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2012年

关键词：

FIELD; PERFORMANCE; TEMPERATURE; PMOSFETS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report the first demonstration of scaled Ge p-channel FinFET devices fabricated on a Si bulk FinFET baseline using the Aspect-Ratio-Trapping (ART) technique [1]. Excellent subthreshold characteristics (long-channel subthreshold swing SS=76mV/dec at 0.5V), good SCE control and high transconductance (1.2 mS/mu m at 1V, 1.05 mS/mu m at 0.5V) are achieved. The Ge FinFET presented in this work exhibits highest g(m)/SS at V-dd=1V reported for non-planar unstrained Ge pFETs to date.

引用

页数：4

共 50 条

[1] Performance of Ge p-channel junctionless FinFETs for logic applications
Monali Sil
Shilpi Guin
Sk Masum Nawaz
Abhijit Mallik
Applied Physics A, 2019, 125
[2] Performance of Ge p-channel junctionless FinFETs for logic applications
Sil, Monali
Guin, Shilpi
Nawaz, Sk Masum
Mallik, Abhijit
APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2019, 125 (11):
[3] Impact of self-heating effects on nanoscale Ge p-channel FinFETs with Si substrate
Longxiang Yin
Lei Shen
Hai Jiang
Gang Du
Xiaoyan Liu
Science China Information Sciences, 2018, 61
[4] Impact of self-heating effects on nanoscale Ge p-channel FinFETs with Si substrate
Yin, Longxiang
Shen, Lei
Jiang, Hai
Du, Gang
Liu, Xiaoyan
SCIENCE CHINA-INFORMATION SCIENCES, 2018, 61 (06)
[5] Comparison of Gate-Metal Work Function Variability Between Ge and Si p-Channel FinFETs
Nawaz, Sk Masum
Dutta, Souvik
Mallik, Abhijit
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (12) : 3951 - 3956
[6] Scaled p-channel Ge FinFET with optimized gate stack and record performance integrated on 300mm Si wafers
Duriez, B.
Vellianitis, G.
van Dal, M. J. H.
Doornbos, G.
Oxland, R.
Bhuwalka, K. K.
Holland, M.
Chang, Y. S.
Hsieh, C. H.
Yin, K. M.
See, Y. C.
Passlack, M.
Diaz, C. H.
2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
[7] p-Channel Ge MOSFET by Selectively Heteroepitaxially Grown Ge on Si
Yu, Hyun-Yong
Ishibashi, Masato
Park, Jin-Hong
Kobayashi, Masaharu
Saraswat, Krishna C.
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (06) : 675 - 677
[8] Performance and Reliability of High-Mobility Si0.55Ge0.45 p-Channel FinFETs based on Epitaxial Cladding of Si Fins
Mertens, H.
Ritzenthaler, R.
Hikavyy, A.
Franco, J.
Lee, J. W.
Brunco, D. P.
Eneman, G.
Witters, L.
Mitard, J.
Kubicek, S.
Devriendt, K.
Tsvetanova, D.
Milenin, A. P.
Vrancken, C.
Geypen, J.
Bender, H.
Groeseneken, G.
Vandervorst, W.
Barla, K.
Collaert, N.
Horiguchi, N.
Thean, A. V-Y
2014 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TECHNOLOGY): DIGEST OF TECHNICAL PAPERS, 2014,
[9] Investigation of Ge-Based P-Channel Planar-Doped Barrier FETs integrated on Si
Elogail, Yasmine
Berkmann, Fritz
Clausen, Caterina J.
Fischer, Inga A.
Haenel, Linda A.
Schwarz, Daniel
Schulze, Joerg
MICROELECTRONICS JOURNAL, 2022, 123
[10] Modeling of noise for p-channel DG-FinFETs
Pandit, Srabanti
Syamal, Binit
Sarkar, C. K.
MICROELECTRONICS RELIABILITY, 2012, 52 (06) : 984 - 988

← 1 2 3 4 5 →