ESD issues for advanced CMOS technologies

被引：4
|
作者：
Duvvury, C
Amerasekera, A
机构：
[1] Semiconduct. Proc. and Device Center, Texas Instruments Inc., MS 461, Dallas, TX 75265
来源：
MICROELECTRONICS AND RELIABILITY | 1996年 / 36卷 / 7-8期
关键词：
D O I：
10.1016/0026-2714(96)00024-8
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
As technologies advance towards the deep submicron, the ESD protection design issues have been known to become more critical. This paper examines the recent trends in ESD protection designs, the technology impact, and the specific approaches to build-in ESD reliability. It is shown that the efficient performance of advanced protection designs requires an optimised process that can meet the ESD robustness criterion. Copyright (C) 1996 Elsevier Science Ltd.
引用
收藏
页码：907 / 924
页数：18
相关论文
共 50 条
  • [41] Novel fully silicided ballasting and MFT design techniques for ESD protection in advanced deep sub-micron CMOS technologies
    Verhaege, KG
    Russ, CC
    MICROELECTRONICS RELIABILITY, 2001, 41 (11) : 1739 - 1749
  • [42] Substrate issues for advanced display technologies
    MoffatFairbanks, DM
    Tennent, DL
    FLAT PANEL DISPLAY MATERIALS III, 1997, 471 : 9 - 20
  • [43] ESD protection circuit design for ultra-sensitive IO applications in advanced sub-90nm CMOS technologies
    Mergens, M
    Wybo, G
    Van Camp, B
    Keppens, B
    De Ranter, F
    Verhaege, K
    Jozwiak, P
    Armer, J
    Russ, C
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1194 - 1197
  • [44] ADVANCED COPPER INTERCONNECTIONS FOR SILICON CMOS TECHNOLOGIES
    TORRES, J
    APPLIED SURFACE SCIENCE, 1995, 91 (1-4) : 112 - 123
  • [45] High voltage devices in advanced CMOS technologies
    Bianchi, R. A.
    Raynaud, C.
    Blanchet, F.
    Monsieur, F.
    Noblanc, O.
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 363 - 369
  • [46] Self-Heating in Advanced CMOS Technologies
    Prasad, C.
    Ramey, S.
    Jiang, L.
    2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2017,
  • [47] CMOS and interconnect reliability - Reliability of advanced technologies
    Kuper, F.
    Cristoloveanu, S.
    Technical Digest - International Electron Devices Meeting, 2000,
  • [48] Challenges in reliability assessment of advanced CMOS technologies
    Groeseneken, Guido
    Degraeve, Robin
    Kaczer, Ben
    Roussel, Philippe
    IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2007, : 1 - +
  • [49] Junction engineering and modeling for advanced CMOS technologies
    Wang, CC
    Huang, TY
    Diaz, CH
    Wang, CH
    Duffy, R
    Cowern, NEB
    Griffin, PB
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 255 - 258
  • [50] ESD protection with BIMOS transistor for Bulk & FDSOI advanced CMOS technology
    Galy, Ph
    Bourgeat, J.
    Lim, T.
    Fenouillet-Beranger, C.
    Golanski, D.
    2013 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1-2, 2013, : 171 - 174
12345