ESD issues for advanced CMOS technologies

被引:4
|
作者
Duvvury, C
Amerasekera, A
机构
[1] Semiconduct. Proc. and Device Center, Texas Instruments Inc., MS 461, Dallas, TX 75265
来源
MICROELECTRONICS AND RELIABILITY | 1996年 / 36卷 / 7-8期
关键词
D O I
10.1016/0026-2714(96)00024-8
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As technologies advance towards the deep submicron, the ESD protection design issues have been known to become more critical. This paper examines the recent trends in ESD protection designs, the technology impact, and the specific approaches to build-in ESD reliability. It is shown that the efficient performance of advanced protection designs requires an optimised process that can meet the ESD robustness criterion. Copyright (C) 1996 Elsevier Science Ltd.
引用
收藏
页码:907 / 924
页数:18
相关论文
共 50 条
  • [11] ESD protection design for advanced CMOS
    Huang, JB
    Wang, GW
    ADVANCES IN MICROELECTRONIC DEVICE TECHNOLOGY, 2001, 4600 : 123 - 131
  • [12] ESD reliability issues in RF CMOS circuits
    Radhakrishnan, MK
    Vassilev, V
    Keppens, B
    De Heyn, V
    Natarajan, M
    Groeseneken, G
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 & 2, 2002, 4746 : 551 - 556
  • [13] Reliability issues in advanced monolithic embedded high voltage CMOS technologies
    Tao, GQ
    2004 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2004, : 175 - 177
  • [14] A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies
    Smith, JC
    Boselli, G
    MICROELECTRONICS RELIABILITY, 2005, 45 (02) : 201 - 210
  • [15] Design and Optimization of SCR Devices for On-chip ESD Protection in Advanced SOI CMOS Technologies
    Li, Junjun
    Di Sarro, James
    Gauthier, Robert
    2012 34TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2012,
  • [16] A novel, SCR-based, distributed power supply ESD network for advanced CMOS technologies
    Boselli, Gianluca
    Ali, Muhammad Yusuf
    2017 39TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2017,
  • [17] ESD protection strategies in advanced CMOS SOIICs
    Khazhinsky, M. G.
    MICROELECTRONICS RELIABILITY, 2007, 47 (9-11) : 1313 - 1321
  • [18] Robust ESD protection solutions in CMOS/BiCMOS technologies
    Liou, Juin J.
    Salcedo, Javier A.
    Liu, Zhiwei
    2007 INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2007, : 41 - +
  • [19] Geometrical Impact on RF performances of Broadband ESD Self Protected Transmission Line in Advanced CMOS Technologies
    Lim, Tekfouy
    Jimenez, Jean
    Benech, Philippe
    Fournier, Jean-Michel
    Heitz, Boris
    Galy, Philippe
    2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2012, : 183 - 186
  • [20] Electrostatic discharge (ESD) technology benchmarking strategy for evaluating ESD robustness of CMOS technologies
    Voldman, S
    Anderson, W
    Ashton, R
    Chaine, M
    Duvvury, C
    Maloney, T
    Worley, E
    1998 IEEE INTERNATIONAL INTEGRATED RELIABIILTY WORKSHOP FINAL REPORT, 1998, : 72 - 77