ESD issues for advanced CMOS technologies

被引：4
|
作者：
Duvvury, C
Amerasekera, A
机构：
[1] Semiconduct. Proc. and Device Center, Texas Instruments Inc., MS 461, Dallas, TX 75265
来源：
MICROELECTRONICS AND RELIABILITY | 1996年 / 36卷 / 7-8期
关键词：
D O I：
10.1016/0026-2714(96)00024-8
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
As technologies advance towards the deep submicron, the ESD protection design issues have been known to become more critical. This paper examines the recent trends in ESD protection designs, the technology impact, and the specific approaches to build-in ESD reliability. It is shown that the efficient performance of advanced protection designs requires an optimised process that can meet the ESD robustness criterion. Copyright (C) 1996 Elsevier Science Ltd.
引用
收藏
页码：907 / 924
页数：18
相关论文
共 50 条
  • [31] ElectroStatic Discharge (ESD) one real life event : Physical Impact and protection challenges in advanced CMOS technologies
    Galy, Ph.
    2014 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), 2014, : 31 - 34
  • [32] Dopant Analysis on advanced CMOS technologies
    Siegelin, Frank
    Duebotzky, Anja
    Danzfuss, Bodo
    Schoemann, Stephan
    ISTFA 2008: CONFERENCE PROCEEDINGS FROM THE 34TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2008, : 505 - 509
  • [33] Designing in reliability in advanced CMOS technologies
    Parthasarathy, C. R.
    Denais, M.
    Huard, V.
    Ribes, G.
    Roy, D.
    Guerin, C.
    Perrier, F.
    Vincent, E.
    Bravaix, A.
    MICROELECTRONICS RELIABILITY, 2006, 46 (9-11) : 1464 - 1471
  • [34] Research and development of advanced CMOS technologies
    Ito, T
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 3 - 8
  • [35] Soft Errors in Advanced CMOS Technologies
    Schrimpf, R. D.
    Alles, M. A.
    El Mamouni, F.
    Fleetwood, D. M.
    Weller, R. A.
    Reed, R. A.
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 331 - 334
  • [36] Strain mapping for advanced CMOS technologies
    Oezdoel, V. B.
    Tyutyunnikov, D.
    Koch, C. T.
    van Aken, P. A.
    CRYSTAL RESEARCH AND TECHNOLOGY, 2014, 49 (01) : 38 - 42
  • [37] Modeling of gain in advanced CMOS technologies
    Spessot, A.
    Gattel, F.
    Fantini, P.
    Marmiroli, A.
    NSTI NANOTECH 2008, VOL 3, TECHNICAL PROCEEDINGS, 2008, : 825 - 828
  • [38] Transmission Line with 2-kV HBM Broadband ESD Protection using BIMOS and SCR in Advanced CMOS Technologies
    Lim, Tekfouy
    Jimenez, Jean
    Heitz, Boris
    Benech, Philippe
    Fournier, Jean-Michel
    Galy, Philippe
    2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 40 - 42
  • [39] Toward Gated-Diode-BIMOS for thin silicon ESD protection in advanced FD-SOI CMOS technologies
    De Conti, Louise
    Bedecarrats, Thomas
    Vinet, Maud
    Cristoloveanu, Sorin
    Galy, Philippe
    2017 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2017,
  • [40] Advanced SCR ESD protection circuits for CMOS/SOI nanotechnologies
    Mergens, MPJ
    Marichal, O
    Thijs, S
    Van Camp, B
    Russ, CC
    CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 481 - 488
12345