ESD issues for advanced CMOS technologies

被引：4
|
作者：
Duvvury, C
Amerasekera, A
机构：
[1] Semiconduct. Proc. and Device Center, Texas Instruments Inc., MS 461, Dallas, TX 75265
来源：
MICROELECTRONICS AND RELIABILITY | 1996年 / 36卷 / 7-8期
关键词：
D O I：
10.1016/0026-2714(96)00024-8
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
As technologies advance towards the deep submicron, the ESD protection design issues have been known to become more critical. This paper examines the recent trends in ESD protection designs, the technology impact, and the specific approaches to build-in ESD reliability. It is shown that the efficient performance of advanced protection designs requires an optimised process that can meet the ESD robustness criterion. Copyright (C) 1996 Elsevier Science Ltd.
引用
收藏
页码：907 / 924
页数：18
相关论文
共 50 条
  • [21] Advanced CMOS Technology Challenges for Robust ESD Design
    Chen, Shih-Hung
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [22] NOVEL ESD PROTECTION FOR ADVANCED CMOS OUTPUT DRIVERS
    RIECK, G
    MANELY, R
    ELECTRICAL OVERSTRESS / ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 1989, 1989, : 182 - 189
  • [23] Critical Ultra Low-k TDDB Reliability Issues For Advanced CMOS Technologies
    Chen, F.
    Shinosky, M.
    Li, B.
    Gambino, J.
    Mongeon, S.
    Pokrinchak, P.
    Aitken, J.
    Badami, D.
    Angyal, M.
    Achanta, R.
    Bonilla, G.
    Yang, G.
    Liu, P.
    Li, K.
    Sudijono, J.
    Tan, Y.
    Tang, T. J.
    Child, C.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 464 - +
  • [24] Cu/low-k dielectric TDDB reliability issues for advanced CMOS technologies
    Chen, F.
    Bravo, O.
    Harmon, D.
    Shinosky, M.
    Aitken, J.
    MICROELECTRONICS RELIABILITY, 2008, 48 (8-9) : 1375 - 1383
  • [25] Strategy for characterization and evaluation of ESD robustness of CMOS semiconductor technologies
    Voldman, S
    Anderson, W
    Ashton, R
    Chaine, M
    Duvvury, C
    Maloney, T
    Worley, E
    MICROELECTRONICS RELIABILITY, 2001, 41 (03) : 335 - 348
  • [26] ESD production for deep submicron triple well CMOS technologies
    Nikolaidis, T
    Papadas, C
    ELECTRONICS LETTERS, 1999, 35 (23) : 2025 - 2027
  • [27] ESD and latch-up reliability for nanometer CMOS technologies
    Duvvury, C
    Boselli, G
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 933 - 936
  • [28] A novel SCR ESD protection for triple well CMOS technologies
    Nikolaidis, T
    Papadas, C
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (04) : 185 - 187
  • [29] A strategy for characterization and evaluation of ESD robustness of CMOS semiconductor technologies
    Voldman, S
    Anderson, W
    Ashton, R
    Chaine, M
    Duvvury, C
    Maloney, T
    Worley, E
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 1999, 1999, : 212 - 224
  • [30] From wafer-level gate-oxide reliability towards ESD failures in advanced CMOS technologies
    Kerber, A
    Röhner, M
    Wallace, C
    O'Riain, L
    Kerber, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 917 - 920
12345