Test Compaction Techniques for Assertion-Based Test Generation

被引：7

作者：

Tong, Jason G. ^{[1
]}

Boule, Marc ^{[2
]}

Zilic, Zeljko ^{[1
]}

机构：

[1] McGill Univ, Integrated Microsyst Lab, Montreal, PQ, Canada

[2] Ecole Technol Super, Montreal, PQ, Canada

来源：

ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS | 2013年 / 19卷 / 01期

关键词：

Verification; Design; SVA; assertion-based verification; functional validation; directed test generation; test compaction; COVERAGE;

D O I：

10.1145/2534397

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Assertions are now widely used in verification as a means to help convey designer intent and also to simplify the detection of erroneous conditions by the firing of assertions. With this expressive modeling power, assertions could also be used for tasks such as helping to assess test coverage and even as a source for test generation. Our work deals with this last aspect, namely, assertion-based test generation. In this article, we present our compacted test generation scheme based on assertions. Novel compaction techniques are presented based on assertion clustering, test-path overlap detection and parallel-path removal. Our compaction approach is experimentally evaluated using nearly 300 assertions to show the amount of reduction that can be obtained in the size of the test sets. This ultimately has a positive impact on verification time in the quest for bugfree designs.

引用

页数：29

共 50 条

[21] Assertion-Directed Test Case Generation
Zeng, Fanping
Deng, Chaoqiang
Yuan, Yuan
PROCEEDINGS OF THE 2012 THIRD WORLD CONGRESS ON SOFTWARE ENGINEERING (WCSE 2012), 2012, : 41 - 45
[22] Improved assertion lifetime via assertion-based testing methodology
Riazati, Mohammad
Mohammadi, Siamak
Afzali-Kusha, Ali
Navabi, Zain
2006 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 48 - +
[23] Assertion-based and constraint-based verification
Pixley, C
IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (04): : 97 - 97
[24] Automatic UVM Environment Generation for Assertion-based and Functional Verification of SystemC Designs
Mefenza, Michael
Yonga, Franck
Bobda, Christophe
2014 15TH INTERNATIONAL MICROPROCESSOR TEST AND VERIFICATION WORKSHOP (MTV 2014), 2015, : 16 - 21
[25] A Dynamic Test Compaction Method on Low Power Test Generation Based on Capture Safe Test Vectors
Hosokawa, Toshinori
Hirai, Atsushi
Yamazaki, Hiroshi
Arai, Masayuki
2017 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2017, : 165 - 170
[26] Simulation-based techniques for dynamic test sequence compaction
Rudnick, EM
Patel, JH
1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 67 - 73
[27] A Joint Diagnostic Test Generation Procedure with Dynamic Test Compaction
Amyeen, M. Enamul
Pomeranz, Irith
Venkataraman, Srikanth
2016 IEEE 25TH ASIAN TEST SYMPOSIUM (ATS), 2016, : 138 - 143
[28] A new approach to test generation and test compaction for scan circuits
Pomeranz, I
Reddy, SM
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1000 - 1005
[29] A3Test: Assertion-Augmented Automated Test case generation
Alagarsamy, Saranya
Tantithamthavorn, Chakkrit
Aleti, Aldeida
INFORMATION AND SOFTWARE TECHNOLOGY, 2024, 176
[30] State and fault information for compaction-based test generation
Giani, A
Sheng, S
Hsiao, MS
Agrawal, VD
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (01): : 63 - 72

← 1 2 3 4 5 →