A Joint Diagnostic Test Generation Procedure with Dynamic Test Compaction

被引:8
|
作者
Amyeen, M. Enamul [1 ]
Pomeranz, Irith [2 ]
Venkataraman, Srikanth [1 ]
机构
[1] Intel Corp, Hillsboro, OR 97124 USA
[2] Purdue Univ, Sch ECE, W Lafayette, IN 47907 USA
关键词
D O I
10.1109/ATS.2016.15
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A complete industrial defect diagnosis flow for yield learning includes the use of diagnostic tests. Diagnostic tests improve the ability of a defect diagnosis procedure to provide accurate diagnosis results. Because of the costs involved, diagnostic test generation is carried out only for units where the results of defect diagnosis based on a fault detection test set are not accurate enough. This paper formulates the diagnostic test generation problem under this scenario with the goal of simplifying the test application process for diagnostic tests, taking into consideration that different units require different diagnostic tests. The parameters that the problem formulation targets are the numbers of diagnostic tests for the individual units, and the total number of diagnostic tests for all the units. A lower total number of diagnostic tests increases the similarity between the diagnostic test sets for the individual units. With similar diagnostic test sets, the units are partitioned into groups such that all the units in a group are tested using the same diagnostic test set. The paper describes a diagnostic test generation procedure that uses dynamic test compaction to optimize these parameters.
引用
收藏
页码:138 / 143
页数:6
相关论文
共 50 条
  • [1] Dynamic Test Compaction for a Random Test Generation Procedure with Input Cube Avoidance
    Pomeranz, Irith
    Reddy, Sudhakar M.
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 672 - +
  • [2] A NEW DYNAMIC TEST VECTOR COMPACTION FOR AUTOMATIC TEST PATTERN GENERATION
    AYARI, B
    KAMINSKA, B
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (03) : 353 - 358
  • [3] PROCEDURE OF DIAGNOSTIC TEST GENERATION FOR A COMBINATIONAL AUTOMATION
    LEIKIN, VS
    EREMIN, OI
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1977, (05): : 27 - 31
  • [4] A diagnostic test generation procedure for combinational circuits based on test elimination
    Pomeranz, I
    Fuchs, WK
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 486 - 491
  • [5] Test Insertion for Dynamic Test Compaction
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (04) : 1302 - 1306
  • [6] Diagnostic Test Point Insertion and Test Compaction
    Pomeranz, Irith
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (02) : 276 - 285
  • [7] A Dynamic Test Compaction Method on Low Power Test Generation Based on Capture Safe Test Vectors
    Hosokawa, Toshinori
    Hirai, Atsushi
    Yamazaki, Hiroshi
    Arai, Masayuki
    2017 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2017, : 165 - 170
  • [8] A diagnostic test generation procedure for synchronous sequential circuits based on test elimination
    Pomeranz, I
    Reddy, SM
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1074 - 1083
  • [9] The dynamic domain reduction procedure for test data generation
    Offutt, AJ
    Jin, ZY
    Pan, J
    SOFTWARE-PRACTICE & EXPERIENCE, 1999, 29 (02): : 167 - 193
  • [10] SAT-Based Test Pattern Generation with Improved Dynamic Compaction
    Czutro, Alexander
    Redddy, Sudhakar M.
    Polian, Ilia
    Becker, Bernd
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 56 - 61