Soft error derating computation in sequential circuits

被引:0
|
作者
Asadi, Hossein [1 ]
Tahoori, Mehdi B. [1 ]
机构
[1] Northeastern Univ, ECE Dept, Boston, MA 02115 USA
来源
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD | 2006年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Soft error tolerant design becomes more crucial due to exponential increase in the vulnerability of computer systems to soft errors. Accurate estimation of soft error rate (SER), the probability of system failure due to soft errors, is a key factor in design of cost-effective soft error resilient systems. We present a very fast and accurate approach based on enhanced static timing analysis and signal probabilities to estimate the probability of latching an incorrect value in the system bistables (timing derating). Experimental results and comparison with fault injections using timing accurate MonteCarlo simulations show that the accuracy of our approach is within 1% while orders of magnitude faster.
引用
收藏
页码:665 / +
页数:2
相关论文
共 50 条
  • [31] Statistical Analysis and Modeling for Error Composition in Approximate Computation Circuits
    Chan, Wei-Ting J.
    Kahng, Andrew B.
    Kang, Seokhyeong
    Kumar, Rakesh
    Sartori, John
    2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 47 - 53
  • [32] Methodology of Soft Error Rate Computation in Modern Microelectronics
    Zebrev, Gennady Ivanovich
    Ishutin, Igor Olegovich
    Useinov, Rustem Galeyevich
    Anashin, Vasily Sergeyevich
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (06) : 3725 - 3733
  • [33] Partial error masking to reduce soft error failure rate in logic circuits
    Mohanram, K
    Touba, NA
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 433 - 440
  • [34] An exact estimation algorithm of error propagation probability for sequential circuits
    Graduate School of Information Science and Electrical Engineering, Kyushu University, Fukuoka 819-0005, Japan
    不详
    不详
    IPSJ Trans. Syst. LSI Des. Methodol., 1600, (63-70):
  • [35] Design diversity for concurrent error detection in sequential logic circuits
    Mitra, S
    McCluskey, EJ
    19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 178 - 183
  • [36] An Error Model to Study the Behavior of Transient Errors in Sequential Circuits
    Lingasubramanian, Karthikeyan
    Bhanja, Sanjukta
    22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 485 - 490
  • [37] Soft Error Rate Determination for Nanoscale Sequential Logic
    Wang, Fan
    Agrawal, Vishwani D.
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 225 - 230
  • [38] Design of Asynchronous Circuits for High Soft Error Tolerance in Deep Submicrometer CMOS Circuits
    Kuang, Weidong
    Zhao, Peiyi
    Yuan, J. S.
    DeMara, R. F.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (03) : 410 - 422
  • [39] Neural circuits of human prediction error computation across valences and tasks
    Mollick, Jessica
    Corlett, Philip
    Kober, Hedy
    JOURNAL OF COMPUTATIONAL NEUROSCIENCE, 2021, 49 (SUPPL 1) : S102 - S103
  • [40] Analysis of the Soft Error Susceptibility and Failure Rate in Logic Circuits
    AlQuraishi, Eman
    Al-Roomi, May
    Almukhaizim, Sobeeh
    INTERNATIONAL ARAB JOURNAL OF INFORMATION TECHNOLOGY, 2011, 8 (04) : 388 - 396