Soft error derating computation in sequential circuits

被引:0
|
作者
Asadi, Hossein [1 ]
Tahoori, Mehdi B. [1 ]
机构
[1] Northeastern Univ, ECE Dept, Boston, MA 02115 USA
来源
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD | 2006年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Soft error tolerant design becomes more crucial due to exponential increase in the vulnerability of computer systems to soft errors. Accurate estimation of soft error rate (SER), the probability of system failure due to soft errors, is a key factor in design of cost-effective soft error resilient systems. We present a very fast and accurate approach based on enhanced static timing analysis and signal probabilities to estimate the probability of latching an incorrect value in the system bistables (timing derating). Experimental results and comparison with fault injections using timing accurate MonteCarlo simulations show that the accuracy of our approach is within 1% while orders of magnitude faster.
引用
收藏
页码:665 / +
页数:2
相关论文
共 50 条
  • [41] A practical metric for soft error vulnerability analysis of combinational circuits
    Raji, Mohsen
    Pedram, Hossein
    Ghavami, Behnam
    MICROELECTRONICS RELIABILITY, 2015, 55 (02) : 448 - 460
  • [42] Soft-error tolerance analysis and optimization of nanometer circuits
    Dhillon, YS
    Diril, AU
    Chatterjee, A
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 288 - 293
  • [43] A THEORY FOR THE DESIGN OF SOFT-ERROR-TOLERANT VLSI CIRCUITS
    SAVARIA, Y
    HAYES, JF
    RUMIN, NC
    AGARWAL, VK
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1986, 4 (01) : 15 - 23
  • [44] Analytical approach for soft error rate estimation in digital circuits
    Asadi, G
    Tahoori, MB
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2991 - 2994
  • [45] An Incremental Algorithm for Soft Error Rate Estimation of Combinational Circuits
    Ghavami, Behnam
    Raji, Mohsen
    Saremi, Kiarash
    Pedram, Hossein
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2018, 18 (03) : 463 - 473
  • [46] An Efficient Approach for Soft Error Rate Estimation of Combinational Circuits
    Raji, Mohsen
    Saeedi, Fereshte
    Ghavami, Behnam
    Pedram, Hossein
    2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 567 - 574
  • [47] Soft error problem and countermeasure in nanometer scale integrated circuits
    Zhang, Min-Xuan
    Sun, Yan
    Song, Chao
    Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 2013, 47 (01): : 1 - 6
  • [48] Upper confidence bounds for soft error rates in integrated circuits
    Ramirez, JG
    Llatas, IS
    MINING AND MODELING MASSIVE DATA SETS IN SCIENCE, ENGINEERING, AND BUSINESS WITH A SUBTHEME IN ENVIRONMENTAL STATISTICS, 1997, 29 (01): : 602 - 602
  • [49] Accurate estimation of soft error rate (SER) in VLSI circuits
    Maheshwari, A
    Koren, I
    Burleson, W
    19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 377 - 385
  • [50] ERROR COMPUTATION FOR CAPACITIVE DISPLACEMENT TRANSDUCERS USING NONLINEAR BRIDGE CIRCUITS
    SIRAZETDINOV, MM
    MEASUREMENT TECHNIQUES USSR, 1989, 32 (03): : 199 - 200