共 50 条
- [22] Soft error modeling and protection for sequential elements DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 463 - 471
- [23] Collaborative Error Control Method for Sequential Logic Circuits 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 785 - 788
- [24] A genetic algorithm for the computation of initialization sequences for synchronous sequential circuits SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 56 - 61
- [25] A new approach for initialization sequences computation for synchronous sequential circuits INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 381 - 386
- [26] An Efficient Model for Soft Error Vulnerability of Dynamic Circuits COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2017, 2018, 600 : 133 - 142
- [27] MASkIt: Soft Error Rate Estimation for Combinational Circuits PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 614 - 621
- [28] Soft delay error effects in CMOS combinational circuits 22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, : 325 - 330
- [29] Impact of Aging on Soft Error Susceptibility in CMOS Circuits 2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2020), 2020,